



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | F <sup>2</sup> MC-16LX  |
| Core Size                  | 16-Bit  |
| Speed                      | 16MHz   |
| Connectivity               | CANbus, SCI, UART/USART   |
| Peripherals                | POR, WDT  |
| Number of I/O              | 36  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V   |
| Data Converters            | A/D 8x8/10b   |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-LQFP   |
| Supplier Device Package    | 48-LQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f387splt-gs-9003">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f387splt-gs-9003</a> |

## 1. Product Lineup

| Part Number                          |                       | MB90F387<br>MB90F387S  | MB90387<br>MB90387S | MB90V495G          |
|--------------------------------------|-----------------------|--|---------------------|--------------------|
| Parameter                            |                       |  |                     |                    |
| Classification                       |                       | Flash ROM  | Mask ROM            | Evaluation product |
| ROM capacity                         |                       | 64 Kbytes  |                     | –                  |
| RAM capacity                         |                       | 2 Kbytes   |                     | 6 Kbytes           |
| Process                              |                       | CMOS   |                     |                    |
| Package                              |                       | LQFP-48 (pin pitch 0.50 mm)  |                     | PGA-256            |
| Operating power supply voltage       |                       | 3.5 V to 5.5 V   |                     | 4.5 V to 5.5 V     |
| Special power supply for emulator*1  |                       | –  |                     | None               |
| CPU functions                        |                       | Number of basic instructions : 351 instructions  |                     |                    |
|                                      |                       | Instruction bit length : 8 bits and 16 bits  |                     |                    |
|                                      |                       | Instruction length : 1 byte to 7 bytes   |                     |                    |
|                                      |                       | Data bit length : 1 bit, 8 bits, 16 bits   |                     |                    |
|                                      |                       | Minimum instruction execution time: 62.5 ns (at 16 MHz machine clock)  |                     |                    |
|                                      |                       | Interrupt processing time: 1.5 μs at minimum (at 16 MHz machine clock)   |                     |                    |
| Low power consumption (standby) mode |                       | Sleep mode / Watch mode / Time-base timer mode / Stop mode / CPU intermittent  |                     |                    |
| I/O port                             |                       | General-purpose input/output ports (CMOS output): 34 ports (36 ports*2) including 4 high-current output ports (P14 to P17)   |                     |                    |
| Time-base timer                      |                       | 18-bit free-run counter<br>Interrupt cycle: 1.024 ms, 4.096 ms, 16.834 ms, 131.072 ms (with oscillation clock frequency at 4 MHz)  |                     |                    |
| Watchdog timer                       |                       | Reset generation cycle: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (with oscillation clock frequency at 4 MHz)   |                     |                    |
| 16-bit input/output timer            | 16-bit free-run timer | Number of channels: 1<br>Interrupt upon occurrence of overflow   |                     |                    |
|                                      | Input capture         | Number of channels: 4<br>Retaining free-run timer value set by pin input (rising edge, falling edge, and both edges)   |                     |                    |
| 16-bit reload timer                  |                       | Number of channels: 2<br>16-bit reload timer operation<br>Count clock cycle: 0.25 μs, 0.5 μs, 2.0 μs (at 16-MHz machine clock frequency)<br>External event count is allowed.   |                     |                    |
| Watch timer                          |                       | 15-bit free-run counter<br>Interrupt cycle: 31.25 ms, 62.5 ms, 12 ms, 250 ms, 500 ms, 1.0 s, 2.0 s (with 8.192 kHz sub clock)  |                     |                    |
| 8/16-bit PPG timer                   |                       | Number of channels: 2 (four 8-bit channels are available also.)<br>PPG operation is allowed with four 8-bit channels or two 16-bit channels.<br>Outputting pulse wave of arbitrary cycle or arbitrary duty is allowed.<br>Count clock: 62.5 ns to 1 μs (with 16 MHz machine clock) |                     |                    |
| Delay interrupt generator module     |                       | Interrupt generator module for task switching. Used for realtime OS.   |                     |                    |
| DTP/External interrupt               |                       | Number of inputs: 4<br>Activated by rising edge, falling edge, "H" level or "L" level input.<br>External interrupt or expanded intelligent I/O service (EI <sup>2</sup> OS) is available.  |                     |                    |

| Address                                    | Register Abbreviation | Register                                  | Read/ Write | Resource                                | Initial Value          |
|--|-----------------------|---|-------------|---|------------------------|
| 000038 <sub>H</sub> to 00003F <sub>H</sub> | (Reserved area) *     |   |             |   |                        |
| 000040 <sub>H</sub>                        | PPGC0                 | PPG0 operation mode control register      | R/W, W      | 8/16-bit PPG timer 0/<br>1              | 0X000XX1 <sub>B</sub>  |
| 000041 <sub>H</sub>                        | PPGC1                 | PPG1 operation mode control register      | R/W, W      |   | 0X000001 <sub>B</sub>  |
| 000042 <sub>H</sub>                        | PPG01                 | PPG0/1 count clock selection register     | R/W         |   | 000000XX <sub>B</sub>  |
| 000043 <sub>H</sub>                        | (Reserved area) *     |   |             |   |                        |
| 000044 <sub>H</sub>                        | PPGC2                 | PPG2 operation mode control register      | R/W, W      | 8/16-bit PPG timer 2/<br>3              | 0X000XX1 <sub>B</sub>  |
| 000045 <sub>H</sub>                        | PPGC3                 | PPG3 operation mode control register      | R/W, W      |   | 0X000001 <sub>B</sub>  |
| 000046 <sub>H</sub>                        | PPG23                 | PPG2/3 count clock selection register     | R/W         |   | 000000XX <sub>B</sub>  |
| 000047 <sub>H</sub> to 00004F <sub>H</sub> | (Reserved area) *     |   |             |   |                        |
| 000050 <sub>H</sub>                        | IPCP0                 | Input capture data register 0             | R           | 16-bit input/output timer               | XXXXXXXX <sub>B</sub>  |
| 000051 <sub>H</sub>                        |                       |   |             |   | XXXXXXXX <sub>B</sub>  |
| 000052 <sub>H</sub>                        | IPCP1                 | Input capture data register 1             | R           |   | XXXXXXXX <sub>B</sub>  |
| 000053 <sub>H</sub>                        |                       |   |             |   | XXXXXXXX <sub>B</sub>  |
| 000054 <sub>H</sub>                        | ICS01                 | Input capture control status register     | R/W         |   | 00000000 <sub>B</sub>  |
| 000055 <sub>H</sub>                        |                       |   |             |   | ICS23                  |
| 000056 <sub>H</sub>                        | TCDT                  | Timer counter data register               | R/W         |   | 00000000 <sub>B</sub>  |
| 000057 <sub>H</sub>                        |                       |   |             |   | 00000000 <sub>B</sub>  |
| 000058 <sub>H</sub>                        | TCCS                  | Timer counter control status register     | R/W         |   | 00000000 <sub>B</sub>  |
| 000059 <sub>H</sub>                        | (Reserved area) *     |   |             |   |                        |
| 00005A <sub>H</sub>                        | IPCP2                 | Input capture data register 2             | R           | 16-bit input/output timer               | XXXXXXXX <sub>B</sub>  |
| 00005B <sub>H</sub>                        |                       |   |             |   | XXXXXXXX <sub>B</sub>  |
| 00005C <sub>H</sub>                        | IPCP3                 | Input capture data register 3             | R           |   | XXXXXXXX <sub>B</sub>  |
| 00005D <sub>H</sub>                        |                       |   |             |   | XXXXXXXX <sub>B</sub>  |
| 00005E <sub>H</sub> to 000065 <sub>H</sub> | (Reserved area) *     |   |             |   |                        |
| 000066 <sub>H</sub>                        | TMCSR0                | Timer control status register             | R/W         | 16-bit reload timer 0                   | 00000000 <sub>B</sub>  |
| 000067 <sub>H</sub>                        |                       |   | R/W         |   | XXXX0000 <sub>B</sub>  |
| 000068 <sub>H</sub>                        | TMCSR1                |   | R/W         | 16-bit reload timer 1                   | 00000000 <sub>B</sub>  |
| 000069 <sub>H</sub>                        |                       |   | R/W         |   | XXXX0000 <sub>B</sub>  |
| 00006A <sub>H</sub> to 00006E <sub>H</sub> | (Reserved area) *     |   |             |   |                        |
| 00006F <sub>H</sub>                        | ROMM                  | ROM mirroring function selection register | W           | ROM mirroring function selection module | XXXXXXXX1 <sub>B</sub> |
| 000070 <sub>H</sub> to 00007F <sub>H</sub> | (Reserved area) *     |   |             |   |                        |
| 000080 <sub>H</sub>                        | BVALR                 | Message buffer enabling register          | R/W         | CAN controller                          | 00000000 <sub>B</sub>  |
| 000081 <sub>H</sub>                        | (Reserved area) *     |   |             |   |                        |
| 000082 <sub>H</sub>                        | TREQR                 | Send request register                     | R/W         | CAN controller                          | 00000000 <sub>B</sub>  |

| Address  | Register Abbreviation | Register                           | Read/Write | Resource       | Initial Value  |
|--|-----------------------|------------------------------------|------------|----------------|--|
| 003C38 <sub>H</sub> ,<br>003C39 <sub>H</sub>     | DLCR4                 | DLC register 4                     | R/W        | CAN controller | XXXXXXXX <sub>B</sub> ,<br>XXXXXXXX <sub>B</sub>     |
| 003C3A <sub>H</sub> ,<br>003C3B <sub>H</sub>     | DLCR5                 | DLC register 5                     | R/W        |                | XXXXXXXX <sub>B</sub> ,<br>XXXXXXXX <sub>B</sub>     |
| 003C3C <sub>H</sub> ,<br>003C3D <sub>H</sub>     | DLCR6                 | DLC register 6                     | R/W        |                | XXXXXXXX <sub>B</sub> ,<br>XXXXXXXX <sub>B</sub>     |
| 003C3E <sub>H</sub> ,<br>003C3F <sub>H</sub>     | DLCR7                 | DLC register 7                     | R/W        |                | XXXXXXXX <sub>B</sub> ,<br>XXXXXXXX <sub>B</sub>     |
| 003C40 <sub>H</sub><br>to<br>003C47 <sub>H</sub> | DTR0                  | Data register 0                    | R/W        |                | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003C48 <sub>H</sub><br>to<br>003C4F <sub>H</sub> | DTR1                  | Data register 1                    | R/W        |                | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003C50 <sub>H</sub><br>to<br>003C57 <sub>H</sub> | DTR2                  | Data register 2                    | R/W        |                | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003C58 <sub>H</sub><br>to<br>003C5F <sub>H</sub> | DTR3                  | Data register 3                    | R/W        |                | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003C60 <sub>H</sub><br>to<br>003C67 <sub>H</sub> | DTR4                  | Data register 4                    | R/W        |                | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003C68 <sub>H</sub><br>to<br>003C6F <sub>H</sub> | DTR5                  | Data register 5                    | R/W        |                | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003C70 <sub>H</sub><br>to<br>003C77 <sub>H</sub> | DTR6                  | Data register 6                    | R/W        |                | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003C78 <sub>H</sub><br>to<br>003C7F <sub>H</sub> | DTR7                  | Data register 7                    | R/W        |                | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003C80 <sub>H</sub><br>to<br>003CFF <sub>H</sub> | (Reserved area) *     |                                    |            |                |  |
| 003D00 <sub>H</sub> ,<br>003D01 <sub>H</sub>     | CSR                   | Control status register            | R/W, R     | CAN controller | 0XXXX001 <sub>B</sub> ,<br>00XXX000 <sub>B</sub>     |
| 003D02 <sub>H</sub>                              | LEIR                  | Last event display register        | R/W        |                | 000XX000 <sub>B</sub>                                |
| 003D03 <sub>H</sub>                              | (Reserved area) *     |                                    |            |                |  |
| 003D04 <sub>H</sub> ,<br>003D05 <sub>H</sub>     | RTEC                  | Send/receive error counter         | R          | CAN controller | 00000000 <sub>B</sub> ,<br>00000000 <sub>B</sub>     |
| 003D06 <sub>H</sub> ,<br>003D07 <sub>H</sub>     | BTR                   | Bit timing register                | R/W        |                | 11111111 <sub>B</sub> ,<br>X1111111 <sub>B</sub>     |
| 003D08 <sub>H</sub>                              | IDER                  | IDE register                       | R/W        |                | XXXXXXXX <sub>B</sub>                                |
| 003D09 <sub>H</sub>                              | (Reserved area) *     |                                    |            |                |  |
| 003D0A <sub>H</sub>                              | TRTRR                 | Send RTR register                  | R/W        | CAN controller | 00000000 <sub>B</sub>                                |
| 003D0B <sub>H</sub>                              | (Reserved area) *     |                                    |            |                |  |
| 003D0C <sub>H</sub>                              | RFWTR                 | Remote frame receive wait register | R/W        | CAN controller | XXXXXXXX <sub>B</sub>                                |

| Address  | Register Abbreviation | Register                                      | Read/Write | Resource       | Initial Value  |
|--|-----------------------|---|------------|----------------|--|
| 003D0D <sub>H</sub>                              | (Reserved area) *     |   |            |                |  |
| 003D0E <sub>H</sub>                              | TIER                  | Send completion interrupt permission register | R/W        | CAN controller | 00000000 <sub>B</sub>                                |
| 003D0F <sub>H</sub>                              | (Reserved area) *     |   |            |                |  |
| 003D10 <sub>H</sub> ,<br>003D11 <sub>H</sub>     | AMSR                  | Acceptance mask selection register            | R/W        | CAN controller | XXXXXXXX <sub>B</sub> ,<br>XXXXXXXX <sub>B</sub>     |
| 003D12 <sub>H</sub> ,<br>003D13 <sub>H</sub>     | (Reserved area) *     |   |            |                |  |
| 003D14 <sub>H</sub><br>to<br>003D17 <sub>H</sub> | AMR0                  | Acceptance mask register 0                    | R/W        | CAN controller | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003D18 <sub>H</sub><br>to<br>003D1B <sub>H</sub> | AMR1                  | Acceptance mask register 1                    | R/W        |                | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003D1C <sub>H</sub><br>to<br>003DFF <sub>H</sub> | (Reserved area) *     |   |            |                |  |
| 003E00 <sub>H</sub><br>to<br>003EFF <sub>H</sub> | (Reserved area) *     |   |            |                |  |
| 003FF0 <sub>H</sub><br>to<br>003FFF <sub>H</sub> | (Reserved area) *     |   |            |                |  |

Initial values:


0: Initial value of this bit is "0."

1: Initial value of this bit is "1."

X: Initial value of this bit is undefined.

\*: "Reserved area" should not be written anything. Result of reading from "Reserved area" is undefined.

Port 2 Pins Block Diagram (general-purpose input/output port)




Port 2 Registers

- Port 2 registers include port 2 data register (PDR2) and port 2 direction register (DDR2).
- The bits configuring the register correspond to port 2 pins on a one-to-one basis.

Relation between Port 2 Registers and Pins

| Port Name | Bits of Register and Corresponding Pins |      |      |      |      |      |      |      |      |
|-----------|---|------|------|------|------|------|------|------|------|
| Port 2    | PDR2,DDR2                               | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|           | Corresponding pins                      | P27  | P26  | P25  | P24  | P23  | P22  | P21  | P20  |

Port 3 Pins Block Diagram (general-purpose input/output port)



Port 3 Registers


- Port 3 registers include port 3 data register (PDR3) and port 3 direction register (DDR3).
- The bits configuring the register correspond to port 3 pins on a one-to-one basis.

Relation between Port 3 Registers and Pins

| Port Name | Bits of Register and Corresponding Pins |      |      |      |      |      |      |      |      |
|-----------|---|------|------|------|------|------|------|------|------|
| Port 3    | PDR3, DDR3                              | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|           | Corresponding pins                      | P37  | P36* | P35* | –    | P33  | P32  | P31  | P30  |

\*: P35 and P36 do not exist on MB90387and MB90F387.

Port 4 Pins Block Diagram



Port 4 Registers


- Port 4 registers include port 4 data register (PDR4) and port 4 direction register (DDR4).
- The bits configuring the register correspond to port 4 pins on a one-to-one basis.

Relation between Port 4 Registers and Pins

| Port Name | Bits of Register and Corresponding Pins |   |   |   |      |      |      |      |      |
|-----------|---|---|---|---|------|------|------|------|------|
| Port 4    | PDR4, DDR4                              | – | – | – | bit4 | bit3 | bit2 | bit1 | bit0 |
|           | Corresponding pins                      | – | – | – | P44  | P43  | P42  | P41  | P40  |



### Port 5 Pins Block Diagram



### Port 5 Registers

- Port 5 registers include port 5 data register (PDR5), port 5 direction register (DDR5), and analog input permission register (ADER).
- Analog input permission register (ADER) allows or disallows input of analog signal to the analog input pin.
- The bits configuring the register correspond to port 5 pins on a one-to-one basis.

### Relation between Port 5 Registers and Pins

| Port Name | Bits of Register and Corresponding Pins |      |      |      |      |      |      |      |      |
|-----------|---|------|------|------|------|------|------|------|------|
| Port 5    | PDR5, DDR5                              | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|           | ADER                                    | ADE7 | ADE6 | ADE5 | ADE4 | ADE3 | ADE2 | ADE1 | ADE0 |
|           | Corresponding pins                      | P57  | P56  | P55  | P54  | P53  | P52  | P51  | P50  |

## 12.4 16-bit Input/Output Timer

The 16-bit input/output timer is a compound module composed of 16-bit free-run timer, (1 unit) and input capture (2 units, 4 input pins). The timer, using the 16-bit free-run timer as a basis, enables measurement of clock cycle of an input signal and its pulse width.

### Configuration of 16-bit Input/Output Timer

The 16-bit input/output timer is composed of the following modules:

- 16-bit free-run timer (1 unit)
- Input capture (2 units, 2 input pins per unit)

### Functions of 16-bit Input/Output Timer

#### *Functions of 16-bit Free-run Timer*

The 16-bit free-run timer is composed of 16-bit up counter, timer counter control status register, and prescaler. The 16-bit up counter increments in synchronization with dividing ratio of machine clock.


- Count clock is set among four types of machine clock dividing rates.
- Generation of interrupt is allowed by counter value overflow.
- Activation of expanded intelligent I/O service (EI<sup>2</sup>OS) is allowed by interrupt generation.
- Counter value of 16-bit free-run timer is cleared to "0000<sub>H</sub>" by either resetting or software-clearing with timer count clear bit (TCCS: CLR).
- Counter value of 16-bit free-run timer is output to input capture, which is available as base time for capture operation.

#### *Functions of Input Capture*

The input capture, upon detecting an edge of a signal input to the input pin from external device, stores a counter value of 16-bit free-run timer at the time of detection into the input capture data register. The function includes the input capture data registers corresponding to four input pins, input capture control status register, and edge detection circuit.

- Rising edge, falling edge, and both edges are selectable for detection.
- Generating interrupt on CPU is allowed by detecting an edge of input signal.
- Expanded intelligent I/O service (EI<sup>2</sup>OS) is activated by interrupt generation.
- The four input capture input pins and input capture data registers allows monitoring of a maximum of four events.

### 16-bit Input/Output Timer Block Diagram



## 12.8 Delay Interrupt Generation Module Outline

The delay interrupt generation module is a module that generates interrupts for switching tasks. Generation of a hardware interrupt request is performed by software.


### Delay Interrupt Generation Module Outline

Using the delay interrupt generation module, hardware interrupt request is generated and released by software.

**Table 12-1. Delay Interrupt Generation Module Outline**

|                    | Function and Control  |
|--------------------|---|
| Cause of interrupt | Set "1" in R0 bit of delay interrupt request generation/release register (DIRR: R0=1), generating an interrupt request.<br>Set "0" in R0 bit of delay interrupt request generation/release register (DIRR: R0=0), releasing an interrupt request. |
| Interrupt number   | #42 (2AH)   |
| Interrupt control  | No setting of permission register is provided.  |
| Interrupt flag     | Retained in DIRR: R0 bit  |
| El <sup>2</sup> OS | Not ready for expanded intelligent I/O service.   |

### Delay Interrupt Generation Module Block Diagram



### Interrupt Request Latch

A latch that retains settings on delay interrupt request generation/release register (generation or release of delay interrupt request).

### Delay Interrupt Request Generation/Release Register (DIRR)

Generates or releases delay interrupt request.

### Interrupt Number

An interrupt number used in delay interrupt generation module is as follows:

Interrupt number: #42 (2AH)

## 12.10 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog input voltage into 8-bit or 10-bit digital value, using the RC-type successive approximation conversion method.

- Input signal is selected among 8 channels of analog input pins.
- Activation trigger is selected among software trigger, internal timer output, and external trigger.

### Functions of 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog voltage (input voltage) input to analog input pin into an 8-bit or 10-bit digital value (A/D conversion).

The 8/10-bit A/D converter has the following functions:


- A/D conversion takes a minimum of 6.12  $\mu\text{s}^*$  for 1 channel, including sampling time. (A/D conversion)
- Sampling of one channel takes a minimum of 2.0  $\mu\text{s}^*$ .
- RC-type successive approximation conversion method, with sample & hold circuit is used for conversion.
- Resolution of either 8 bits or 10 bits is specifiable.
- A maximum of 8 channels of analog input pins are allowed for use.
- Generation of interrupt request is allowed, by storing A/D conversion result in A/D data register.
- Activation of EI<sup>2</sup>OS is allowed upon occurrence of an interrupt request. With use of EI<sup>2</sup>OS, data loss is avoided even if A/D conversion is performed successively.
- An activation trigger is selectable among software trigger, internal timer output, and external trigger (fall edge).

: When operating with 16 MHz machine clock

### 8/10-bit A/D Converter Conversion Mode

| Conversion Mode            | Description   |
|----------------------------|---|
| Singular conversion mode   | The A/D conversion is performed from a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function stops.                          |
| Sequential conversion mode | The A/D conversion is performed from a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function resumes from the start channel. |
| Pausing conversion mode    | The A/D conversion is performed by pausing at each channel. Upon completion of A/D conversion on an end channel, A/D conversion and pause functions resume from the start channel.                |

## CAN Controller Block Diagram



## 13. Electrical Characteristics

### 13.1 Absolute Maximum Rating

| Parameter                              | Symbol                 | Rating                |                       | Unit | Remarks                               |
|--|------------------------|-----------------------|-----------------------|------|---------------------------------------|
|  |                        | Min                   | Max                   |      |                                       |
| Power supply voltage*1                 | V <sub>CC</sub>        | V <sub>SS</sub> – 0.3 | V <sub>SS</sub> + 6.0 | V    |                                       |
|  | AV <sub>CC</sub>       | V <sub>SS</sub> – 0.3 | V <sub>SS</sub> + 6.0 | V    | V <sub>CC</sub> = AV <sub>CC</sub> *2 |
|  | AVR                    | V <sub>SS</sub> – 0.3 | V <sub>SS</sub> + 6.0 | V    | AV <sub>CC</sub> ≥ AVR*2              |
| Input voltage*1                        | V <sub>I</sub>         | V <sub>SS</sub> – 0.3 | V <sub>SS</sub> + 6.0 | V    | *3                                    |
| Output voltage*1                       | V <sub>O</sub>         | V <sub>SS</sub> – 0.3 | V <sub>SS</sub> + 6.0 | V    | *3                                    |
| Maximum clamp current                  | I <sub>CLAMP</sub>     | – 2.0                 | + 2.0                 | mA   | *7                                    |
| Total maximum clamp current            | Σ   I <sub>CLAMP</sub> | –                     | 20                    | mA   | *7                                    |
| “L” level maximum output current       | I <sub>OL1</sub>       | –                     | 15                    | mA   | Normal output*4                       |
|  | I <sub>OL2</sub>       | –                     | 40                    | mA   | High-current output*4                 |
| “L” level average output current       | I <sub>OLAV1</sub>     | –                     | 4                     | mA   | Normal output*5                       |
|  | I <sub>OLAV2</sub>     | –                     | 30                    | mA   | High-current output*5                 |
| “L” level maximum total output current | Σ I <sub>OL1</sub>     | –                     | 125                   | mA   | Normal output                         |
|  | Σ I <sub>OL2</sub>     | –                     | 160                   | mA   | High-current output                   |
| “L” level average total output current | Σ I <sub>OLAV1</sub>   | –                     | 40                    | mA   | Normal output*6                       |
|  | Σ I <sub>OLAV2</sub>   | –                     | 40                    | mA   | High-current output*6                 |
| “H” level maximum output current       | I <sub>OH1</sub>       | –                     | –15                   | mA   | Normal output*4                       |
|  | I <sub>OH2</sub>       | –                     | –40                   | mA   | High-current output*4                 |
| “H” level average output current       | I <sub>OHAV1</sub>     | –                     | –4                    | mA   | Normal output*5                       |
|  | I <sub>OHAV2</sub>     | –                     | –30                   | mA   | High-current output*5                 |
| “H” level maximum total output current | Σ I <sub>OH1</sub>     | –                     | –125                  | mA   | Normal output                         |
|  | Σ I <sub>OH2</sub>     | –                     | –160                  | mA   | High-current output                   |
| “H” level average total output current | Σ I <sub>OHAV1</sub>   | –                     | –40                   | mA   | Normal output*6                       |
|  | Σ I <sub>OHAV2</sub>   | –                     | –40                   | mA   | High-current output*6                 |
| Power consumption                      | P <sub>D</sub>         | –                     | 245                   | mW   |                                       |
| Operating temperature                  | T <sub>A</sub>         | –40                   | +105                  | °C   |                                       |
| Storage temperature                    | T <sub>stg</sub>       | –55                   | +150                  | °C   |                                       |

\*1: The parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V.

\*2: AV<sub>CC</sub> and AVR should not exceed V<sub>CC</sub>.

\*3: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.

\*4: A peak value of an applicable one pin is specified as a maximum output current.

\*5: An average current value of an applicable one pin within 100 ms is specified as an average output current. (Average value is found by multiplying operating current by operating rate.)

\*6: An average current value of all pins within 100 ms is specified as an average total output current. (Average value is found by multiplying operating current by operating rate.)

\*7:

■ Applicable to pins: P10 to P17, P20 to P27, P30 to P33, P35\*, P36\*, P37, P40 to P44, P50 to P57

\*: P35 and P36 are MB90387S and MB90F387S only.

## 13.4 AC Characteristics

### 13.4.1 Clock Timing


( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ )

| Parameter                           | Symbol             | Pin Name | Value |        |      | Unit          | Remarks                                       |
|-------------------------------------|--------------------|----------|-------|--------|------|---------------|---|
|                                     |                    |          | Min   | Typ    | Max  |               |   |
| Clock frequency                     | $f_c$              | X0, X1   | 3     | —      | 8    | MHz           | When crystal or ceramic resonator is used*2   |
|                                     |                    |          | 3     | —      | 16   | MHz           | External clock input*1, *2                    |
|                                     |                    |          | 4     | —      | 16   | MHz           | PLL Multiply by 1 *2                          |
|                                     |                    |          | 4     | —      | 8    | MHz           | PLL Multiply by 2 *2                          |
|                                     |                    |          | 4     | —      | 5.33 | MHz           | PLL Multiply by 3 *2                          |
|                                     |                    |          | 4     | —      | 4    | MHz           | PLL Multiply by 4 *2                          |
| Clock cycle time                    | $f_{CL}$           | X0A, X1A | —     | 32.768 | —    | kHz           |   |
|                                     | $t_{HCYL}$         | X0, X1   | 125   | —      | 333  | ns            |   |
|                                     | $t_{LCYL}$         | X0A, X1A | —     | 30.5   | —    | $\mu\text{s}$ |   |
| Input clock pulse width             | $P_{WH}, P_{WL}$   | X0       | 10    | —      | —    | ns            | Set duty factor at 30% to 70% as a guideline. |
|                                     | $P_{WLH}, P_{WLL}$ | X0A      | —     | 15.2   | —    | $\mu\text{s}$ |   |
| Input clock rise time and fall time | $t_{CR}, t_{CF}$   | X0       | —     | —      | 5    | ns            | When external clock is used                   |
| Internal operation clock frequency  | $f_{CP}$           | —        | 1.5   | —      | 16   | MHz           | When main clock is used                       |
|                                     | $f_{LCP}$          | —        | —     | 8.192  | —    | kHz           | When sub clock is used                        |
| Internal operation clock cycle time | $t_{CP}$           | —        | 62.5  | —      | 666  | ns            | When main clock is used                       |
|                                     | $t_{LCP}$          | —        | —     | 122.1  | —    | $\mu\text{s}$ | When sub clock is used                        |


\*1: Internal operation clock frequency should not exceed 16 MHz.

\*2: When selecting the PLL clock, the range of clock frequency is limited. Use this product within range as mentioned in “Relation among external clock frequency and internal clock frequency”.


#### • Clock timing



• PLL operation guarantee range



Relation among external clock frequency and internal clock frequency




\*:  $f_c$  is 8 MHz at maximum when crystal or ceramic resonator circuit is used.




### 13.4.3 Power-on Reset

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

| Parameter                  | Symbol    | Pin Name | Conditions | Value |     | Unit | Remarks                     |
|----------------------------|-----------|----------|------------|-------|-----|------|-----------------------------|
|                            |           |          |            | Min   | Max |      |                             |
| Power supply rise time     | $t_R$     | $V_{CC}$ | —          | 0.05  | 30  | ms   |                             |
| Power supply shutdown time | $t_{OFF}$ | $V_{CC}$ |            | 1     | —   | ms   | Waiting time until power-on |



Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, raise the power smoothly by suppressing variation of voltages as shown below. When raising the power, do not use PLL clock. However, if voltage drop is 1V/s or less, use of PLL clock is allowed during operation.



#### 13.4.4 UART Timing

( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )


| Parameter                    | Symbol     | Pin Name   | Conditions  | Value         |     | Unit | Remarks |
|------------------------------|------------|------------|---|---------------|-----|------|---------|
|                              |            |            |   | Min           | Max |      |         |
| Serial clock cycle time      | $t_{SCYC}$ | SCK1       | Internal shift clock mode output pin is: CL = 80 pF+1TTL. | $4\ t_{CP}^*$ | –   | ns   |         |
| SCK ↓ → SOT delay time       | $t_{SLOV}$ | SCK1, SOT1 |   | –80           | +80 | ns   |         |
| Valid SIN → SCK ↑            | $t_{IVSH}$ | SCK1, SIN1 |   | 100           | –   | ns   |         |
| SCK ↑ → valid SIN hold time  | $t_{SHIX}$ | SCK1, SIN1 |   | 60            | –   | ns   |         |
| Serial clock “H” pulse width | $t_{SHSL}$ | SCK1       | External shift clock mode output pin is: CL = 80 pF+1TTL. | $2\ t_{CP}^*$ | –   | ns   |         |
| Serial clock “L” pulse width | $t_{SLSH}$ | SCK1       |   | $2\ t_{CP}^*$ | –   | ns   |         |
| SCK ↓ → SOT delay time       | $t_{SLOV}$ | SCK1, SOT1 |   | –             | 150 | ns   |         |
| Valid SIN → SCK ↑            | $t_{IVSH}$ | SCK1, SIN1 |   | 60            | –   | ns   |         |
| SCK ↑ → valid SIN hold time  | $t_{SHIX}$ | SCK1, SIN1 |   | 60            | –   | ns   |         |

\*: Refer to Clock Timing ratings for  $t_{CP}$  (internal operation clock cycle time).

Notes:

- AC Characteristics in CLK synchronous mode.
- $C_L$  is a load capacitance value on pins for testing.

• Timer input timing




13.4.6 Trigger Input Timing

(V<sub>CC</sub> = 4.5 V to 5.5 V, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

| Parameter         | Symbol                                 | Pin Name              | Conditions | Value               |     | Unit | Remarks |
|-------------------|--|-----------------------|------------|---------------------|-----|------|---------|
|                   |  |                       |            | Min                 | Max |      |         |
| Input pulse width | t <sub>TRGH</sub><br>t <sub>TRGL</sub> | INT4 to INT7,<br>ADTG | —          | 5 t <sub>CP</sub> * | —   | ns   |         |

\*: Refer to Clock Timing ratings for t<sub>CP</sub> (internal operation clock cycle time).

• Trigger input timing



### 13.7 Notes on A/D Converter Section


Use the device with external circuits of the following output impedance for analog inputs:

Recommended output impedance of external circuits are: Approx. 3.9 kΩ or lower ( $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$ ) (sampling period=2.00 μs at 16 MHz machine clock), Approx. 11 kΩ or lower ( $4.0\text{ V} \leq AV_{CC} < 4.5\text{ V}$ ) (sampling period=8.0 μs at 16 MHz machine clock).

If an external capacitor is used, in consideration of the effect by tap capacitance caused by external capacitors and on-chip capacitors, capacitance of the external one is recommended to be several thousand times as high as internal capacitor.

If output impedance of an external circuit is too high, a sampling period for an analog voltage may be insufficient.

- Analog input circuit model



MB90F387/S, MB90387/S

$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$

$R \cong 2.35\text{ k}\Omega$ ,  $C \cong 36.4\text{ pF}$

$4.0\text{ V} \leq AV_{CC} < 4.5\text{ V}$

$R \cong 16.4\text{ k}\Omega$ ,  $C \cong 36.4\text{ pF}$

Note: Use the values in the figure only as a guideline.




### About errors

As [AVR-AVss] become smaller, values of relative errors grow larger.

### 13.8 Flash Memory Program/Erase Characteristics

| Parameter                            | Conditions   | Value  |     |       | Unit  | Remarks                                     |
|--------------------------------------|--|--------|-----|-------|-------|---|
|                                      |  | Min    | Typ | Max   |       |   |
| Sector erase time                    | $T_A = +25\text{ }^\circ\text{C}$<br>$V_{CC} = 5.0\text{ V}$ | —      | 1   | 15    | s     | Excludes 00H programming prior to erasure   |
| Chip erase time                      |  | —      | 4   | —     | s     | Excludes 00H programming prior to erasure   |
| Word (16-bit width) programming time |  | —      | 16  | 3,600 | μs    | Except for the over head time of the system |
| Program/Erase cycle                  | —  | 10,000 | —   | —     | cycle |   |
| Flash Data Retention Time            | Average<br>$T_A = +85\text{ }^\circ\text{C}$                 | 20     | —   | —     | Year  | *   |

\*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C).



(Continued)