

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| | |
|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Active |
| Programmable Type | In System Programmable (min 1K program/erase cycles) |
| Delay Time tpd(1) Max | 7 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 2 |
| Number of Macrocells | 32 |
| Number of Gates | 750 |
| Number of I/O | 36 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-FBGA, CSPBGA |
| Supplier Device Package | 48-CSBGA (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcr3032xl-7cs48c |

Features

- Low power 3.3V 32 macrocell CPLD
- 4.5 ns pin-to-pin logic delays
- System frequencies up to 213 MHz
- 32 macrocells with 750 usable gates
- Available in small footprint packages
 - 48-ball CS BGA (36 user I/O pins)
 - 44-pin VQFP (36 user I/Os)
- Optimized for 3.3V systems
 - Ultra-low power operation
 - Typical Standby Current of 17 μ A at 25°C
 - 5V tolerant I/O pins with 3.3V core supply
 - Advanced 0.35 micron five layer metal EEPROM process
 - Fast Zero Power (FZP) CMOS technology
 - 3.3V PCI electrical specification compatible outputs (no internal clamp diode on any input or I/O, no minimum clock input capacitance)
- Advanced system features
 - In-system programming
 - Input registers
 - Predictable timing model
 - Up to 23 available clocks per function block
 - Excellent pin retention during design changes
 - Full IEEE Standard 1149.1 boundary-scan (JTAG)
 - Four global clocks
 - Eight product term control terms per function block
- Fast ISP programming times
- Port Enable pin for dual function of JTAG ISP pins
- 2.7V to 3.6V supply voltage at industrial temperature range
- Programmable slew rate control per macrocell
- Security bit prevents unauthorized access
- Refer to the CoolRunner XPLA3 family data sheet ([DS012](#)) for architecture description

Description

The CoolRunner™ XPLA3 XCR3032XL device is a 3.3V, 32-macrocell CPLD targeted at power sensitive designs that require leading edge programmable logic solutions. A total of two function blocks provide 750 usable gates. Pin-to-pin propagation delays are as fast as 4.5 ns with a maximum system frequency of 213 MHz.

TotalCMOS Design Technique for Fast Zero Power

CoolRunner XPLA3 CPLDs offer a TotalCMOS solution, both in process technology and design technique. Xilinx® CPLDs employ a cascade of CMOS gates to implement its sum of products instead of the traditional sense amp approach. This CMOS gate implementation allows Xilinx to offer CPLDs that are both high performance and low power, breaking the paradigm that to have low power, one must have low performance. Refer to [Figure 1](#) and [Table 1](#) showing the I_{CC} vs. Frequency of the XCR3032XL TotalCMOS CPLD (data taken with two resettable up/down, 16-bit counters at 3.3V, 25°C).




Figure 1: I_{CC} vs. Frequency at $V_{CC} = 3.3V, 25^{\circ}C$

Table 1: I_{CC} vs. Frequency ($V_{CC} = 3.3V, 25^{\circ}C$)


| Frequency (MHz) | 0 | 1 | 5 | 10 | 20 | 50 | 100 | 200 |
|-----------------------|-------|------|------|------|------|-----|-------|------|
| Typical I_{CC} (mA) | 0.017 | 0.13 | 0.54 | 1.06 | 2.09 | 5.2 | 10.26 | 20.3 |

DC Electrical Characteristics Over Recommended Operating Conditions

| Symbol | Parameter ⁽¹⁾ | Test Conditions | Typical | Min. | Max. | Unit |
|------------------|----------------------------------------|----------------------------------------------|---------|--------------------|------|---------|
| $V_{OH}^{(2)}$ | Output High voltage | $V_{CC} = 3.0V$ to $3.6V$, $I_{OH} = -8$ mA | - | 2.4 | - | V |
| | | $V_{CC} = 2.7V$ to $3.0V$, $I_{OH} = -8$ mA | - | 2.0 | - | V |
| | | $I_{OH} = -500$ μA | - | 90% $V_{CC}^{(3)}$ | - | V |
| V_{OL} | Output Low voltage | $I_{OL} = 8$ mA | - | - | 0.4 | V |
| $I_{IL}^{(4)}$ | Input leakage current | $V_{IN} = GND$ or V_{CC} to $5.5V$ | - | -10 | 10 | μA |
| $I_{IH}^{(4)}$ | I/O High-Z leakage current | $V_{IN} = GND$ or V_{CC} to $5.5V$ | - | -10 | 10 | μA |
| $I_{CCSB}^{(8)}$ | Standby current | $V_{CC} = 3.6V$ | 24.5 | - | 100 | μA |
| I_{CC} | Dynamic current ^(5,6) | $f = 1$ MHz | - | - | 0.25 | mA |
| | | $f = 50$ MHz | - | - | 7.5 | mA |
| C_{IN} | Input pin capacitance ⁽⁷⁾ | $f = 1$ MHz | - | - | 8 | pF |
| C_{CLK} | Clock input capacitance ⁽⁷⁾ | $f = 1$ MHz | - | - | 12 | pF |
| $C_{I/O}$ | I/O pin capacitance ⁽⁷⁾ | $f = 1$ MHz | - | - | 10 | pF |

Notes:

1. See the CoolRunner XPLA3 family data sheet ([DS012](#)) for recommended operating conditions.
2. See [Figure 2](#) for output drive characteristics of the XPLA3 family.
3. This parameter guaranteed by design and characterization, not by testing.
4. Typical leakage current is less than 1 μA .
5. See [Table 1](#), [Figure 1](#) for typical values.
6. This parameter measured with a 16-bit, resettable up/down counter loaded into every function block, with all outputs disabled and unloaded. Inputs are tied to V_{CC} or ground. This parameter guaranteed by design and characterization, not testing.
7. Typical values, not tested.
8. Typical value at $70^{\circ}C$.



DS012_10_031802

Figure 2: Typical I/V Curve for the CoolRunner XPLA3 Family, 25°C

AC Electrical Characteristics Over Recommended Operating Conditions

| Symbol | Parameter ^(1, 2) | -5 | | -7 | | -10 | | Unit |
|------------------------------------|-----------------------------------------------------|------|------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| T _{PD1} | Propagation delay time (single p-term) | | 4.5 | - | 7.0 | - | 9.1 | ns |
| T _{PD2} | Propagation delay time (OR array) ⁽³⁾ | | 5.0 | - | 7.5 | - | 10.0 | ns |
| T _{CO} | Clock to output (global synchronous pin clock) | | 3.5 | | 5.0 | - | 6.5 | ns |
| T _{SUF} | Setup time (fast input register) | 2.5 | - | 3.0 | - | 3.0 | - | ns |
| T _{SU1} ⁽⁴⁾ | Setup time (single p-term) | 3.0 | - | 4.3 | - | 5.4 | - | ns |
| T _{SU2} | Setup time (OR array) | 3.5 | - | 4.8 | - | 6.3 | - | ns |
| T _H ⁽⁴⁾ | Hold time | 0 | - | 0 | - | 0 | - | ns |
| T _{WLH} ⁽⁴⁾ | Global Clock pulse width (High or Low) | 2.5 | - | 3.0 | - | 4.0 | - | ns |
| T _{PLH} ⁽⁴⁾ | P-term clock pulse width | 4.0 | - | 5.0 | - | 6.0 | - | ns |
| T _{APRPW} | Asynchronous preset/reset pulse width (High or Low) | 4.0 | - | 5.0 | - | 6.0 | - | ns |
| T _R ⁽⁴⁾ | Input rise time | - | 20 | - | 20 | - | 20 | ns |
| T _L ⁽⁴⁾ | Input fall time | - | 20 | - | 20 | - | 20 | ns |
| f _{SYSTEM} ⁽⁴⁾ | Maximum system frequency | - | 213 | - | 119 | - | 95 | MHz |
| T _{CONFIG} ⁽⁴⁾ | Configuration time ⁽⁵⁾ | - | 30 | - | 30 | - | 30 | μs |
| T _{INIT} ⁽⁴⁾ | ISP initialization time | - | 30 | - | 30 | - | 30 | μs |
| T _{POE} ⁽⁴⁾ | P-term OE to output enabled | - | 7.2 | - | 9.3 | - | 11.2 | ns |
| T _{POD} ⁽⁴⁾ | P-term OE to output disabled ⁽⁶⁾ | - | 7.2 | - | 9.3 | - | 11.2 | ns |
| T _{PCO} ⁽⁴⁾ | P-term clock to output | - | 6.0 | - | 8.3 | - | 10.7 | ns |
| T _{PAO} ⁽⁴⁾ | P-term set/reset to output valid | - | 6.5 | - | 9.3 | - | 11.2 | ns |

Notes:

1. Specifications measured with one output switching.
2. See CoolRunner XPLA3 family data sheet ([DS012](#)) for recommended operating conditions.
3. See [Figure 4](#) for derating.
4. These parameters guaranteed by design and/or characterization, not testing.
5. Typical current draw during configuration is 3 mA at 3.6V.
6. Output C_L = 5 pF.


Internal Timing Parameters

| Symbol | Parameter ^(1, 2) | -5 | | -7 | | -10 | | Unit |
|------------------------------------------------------------------|--------------------------------------|------|------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Buffer Delays | | | | | | | | |
| T _{IN} | Input buffer delay | - | 0.7 | - | 1.6 | - | 2.2 | ns |
| T _{FIN} | Fast Input buffer delay | - | 2.2 | - | 3.0 | - | 3.1 | ns |
| T _{GCK} | Global Clock buffer delay | - | 0.7 | - | 1.0 | - | 1.3 | ns |
| T _{OUT} | Output buffer delay | - | 1.8 | - | 2.7 | - | 3.6 | ns |
| T _{EN} | Output buffer enable/disable delay | - | 4.5 | - | 5.0 | - | 5.7 | ns |
| Internal Register, Product Term, and Combinatorial Delays | | | | | | | | |
| T _{LDI} | Latch transparent delay | - | 1.3 | - | 1.6 | - | 2.0 | ns |
| T _{SUI} | Register setup time | 1.0 | - | 1.0 | - | 1.2 | - | ns |
| T _{HI} | Register hold time | 0.3 | - | 0.5 | - | 0.7 | - | ns |
| T _{ECSU} | Register clock enable setup time | 2.0 | - | 2.5 | - | 3.0 | - | ns |
| T _{ECHO} | Register clock enable hold time | 3.0 | - | 4.5 | - | 5.5 | - | ns |
| T _{COI} | Register clock to output delay | - | 1.0 | - | 1.3 | - | 1.6 | ns |
| T _{AOI} | Register async. S/R to output delay | - | 2.0 | - | 2.3 | - | 2.1 | ns |
| T _{RAI} | Register async. recovery | - | 3.5 | - | 5.0 | - | 6.0 | ns |
| T _{PTCK} | Product term clock delay | - | 2.5 | - | 2.7 | - | 3.3 | ns |
| T _{LOGI1} | Internal logic delay (single p-term) | - | 2.0 | - | 2.7 | - | 3.3 | ns |
| T _{LOGI2} | Internal logic delay (PLA OR term) | - | 2.5 | - | 3.2 | - | 4.2 | ns |
| Feedback Delays | | | | | | | | |
| T _F | ZIA delay | - | 0.2 | - | 2.9 | - | 3.5 | ns |
| Time Adders | | | | | | | | |
| T _{LOGI3} | Foldback NAND delay | - | 2.0 | - | 2.5 | - | 3.0 | ns |
| T _{UDA} | Universal delay | - | 1.2 | - | 2.0 | - | 2.5 | ns |
| T _{SLEW} | Slew rate limited delay | - | 4.0 | - | 5.0 | - | 6.0 | ns |

Notes:

1. These parameters guaranteed by design and characterization, not testing.
2. See the CoolRunner XPLA3 family data sheet ([DS012](#)) for timing model.

Switching Characteristics




| Component | Values |
|-----------|--------|
| R1 | 390Ω |
| R2 | 390Ω |
| C1 | 35 pF |

| Measurement | S1 | S2 |
|-------------------------|--------|--------|
| T _{POE} (High) | Open | Closed |
| T _{POE} (Low) | Closed | Open |
| T _P | Closed | Closed |

Note: For T_{POD}, C1 = 5 pF. Delay measured at output level of V_{OL} + 300 mV, V_{OH} - 300 mV.


DS023_03_102401

Figure 3: AC Load Circuit



DS023_05_061101

Figure 4: Derating Curve for T_{PD2}



Measurements:

All circuit delays are measured at the +1.5V level of inputs and outputs, unless otherwise specified.

DS023_06_042800

Figure 5: Voltage Waveform

Pin Descriptions

Table 2: XCR3032XL User I/O Pins

| | PC44 ⁽¹⁾ | VQ44 | CS48 |
|---------------------|---------------------|------|------|
| Total User I/O Pins | 36 | 36 | 36 |

1. This is an obsolete package type. It remains here for legacy support only.

Table 3: XCR3032XL I/O Pins

| Function Block | Macrocell | PC44 ⁽¹⁾ | VQ44 | CS48 |
|----------------|-----------|---------------------|-------------------|-------------------|
| 1 | 1 | 4 | 42 | A2 |
| 1 | 2 | 5 | 43 | A1 |
| 1 | 3 | 6 | 44 | C4 |
| 1 | 4 | 7 ⁽²⁾ | 1 ⁽²⁾ | B1 ⁽²⁾ |
| 1 | 5 | 8 | 2 | C2 |
| 1 | 6 | 9 | 3 | C1 |
| 1 | 7 | 11 | 5 | D3 |
| 1 | 8 | 12 | 6 | D1 |
| 1 | 9 | 13 ⁽²⁾ | 7 ⁽²⁾ | D2 ⁽²⁾ |
| 1 | 10 | 14 | 8 | E1 |
| 1 | 11 | 16 | 10 | F1 |
| 1 | 12 | 17 | 11 | G1 |
| 1 | 13 | 18 | 12 | E4 |
| 1 | 14 | 19 | 13 | F2 |
| 1 | 15 | 20 | 14 | G2 |
| 1 | 16 | 21 | 15 | F3 |
| 2 | 1 | 41 | 35 | C5 |
| 2 | 2 | 40 | 34 | A6 |
| 2 | 3 | 39 | 33 | B6 |
| 2 | 4 | 38 ⁽²⁾ | 32 ⁽²⁾ | B7 ⁽²⁾ |
| 2 | 5 | 37 | 31 | D4 |
| 2 | 6 | 36 | 30 | C6 |
| 2 | 7 | 34 | 28 | D6 |
| 2 | 8 | 33 | 27 | D7 |
| 2 | 9 | 32 ⁽²⁾ | 26 ⁽²⁾ | E5 ⁽²⁾ |

Table 3: XCR3032XL I/O Pins

| Function Block | Macrocell | PC44 ⁽¹⁾ | VQ44 | CS48 |
|----------------|-----------|---------------------|------|------|
| 2 | 10 | 31 | 25 | E7 |
| 2 | 11 | 29 | 23 | F7 |
| 2 | 12 | 28 | 22 | G7 |
| 2 | 13 | 27 | 21 | G6 |
| 2 | 14 | 26 | 20 | F5 |
| 2 | 15 | 25 | 19 | G5 |
| 2 | 16 | 24 | 18 | F4 |

Notes:

1. This is an obsolete package type. It remains here for legacy support only.
2. JTAG pins.


Table 4: XCR3032XL Global, JTAG, Port Enable, Power, and No Connect Pins

| Pin Type | PC44 ⁽¹⁾ | VQ44 | CS48 |
|-----------------|---------------------|------------------|-------------------|
| IN0 / CLK0 | 2 | 40 | A3 |
| IN1 / CLK1 | 1 | 39 | B4 |
| IN2 / CLK2 | 44 | 38 | A4 |
| IN3 / CLK3 | 43 | 37 | B5 |
| TCK | 32 | 26 | E5 |
| TDI | 7 | 1 | B1 |
| TDO | 38 | 32 | B7 |
| TMS | 13 | 7 | D2 |
| PORT_EN | 10 ⁽²⁾ | 4 ⁽²⁾ | C3 ⁽²⁾ |
| V _{CC} | 3, 15, 23, 35 | 9, 17, 29, 41 | B3, C7, E2, G4 |
| GND | 22, 30, 42 | 16, 24, 36 | A5, E3, E6 |
| No Connects | - | - | A7, B2, F6, G3 |

Notes:

1. This is an obsolete package type. It remains here for legacy support only.
2. Port Enable is brought High to enable JTAG pins when JTAG pins are used as I/O. See family data sheet ([DS012](#)) for full explanation.

Device Part Marking



Sample package with part marking.

Notes:

- Due to the small size of chip scale packages, part marking on these packages does not follow the above sample and the complete part number cannot be included in the marking. Part marking on chip scale packages by line:
 - Line 1 = X (Xilinx logo), then truncated part number (no XC), i.e., 3064XL.
 - Line 2 = Not related to device part number.
 - Line 3 = Not related to device part number.
 - Line 4 = Package code, speed, operating temperature, three digits not related to device part number. Package codes; C1 = CS48, C2 = CSG48.

Ordering Combination Information

| Device Ordering and Part Marking Number | Speed (pin-to-pin delay) | Pkg. Symbol | No. of Pins | Package Type | Operating Range ⁽¹⁾ |
|-----------------------------------------|--------------------------|-------------|-------------|-------------------------------------------|--------------------------------|
| XCR3032XL-5VQ44C | 5 ns | VQ44 | 44 | Very Thin Quad Flat Pack (VQFP) | C |
| XCR3032XL-5VQG44C | 5 ns | VQG44 | 44 | Very Thin Quad Flat Pack (VQFP); Pb-Free | C |
| XCR3032XL-5CS48C | 5 ns | CS48 | 48 | Chip Scale Package (CSP) | C |
| XCR3032XL-5CSG48C | 5 ns | CSG48 | 48 | Chip Scale Package (CSP); Pb-Free | C |
| XCR3032XL-7VQ44C | 7.5 ns | VQ44 | 44 | Very Thin Quad Flat Pack (VQFP) | C |
| XCR3032XL-7VQG44C | 7.5 ns | VQG44 | 44 | Very Thin Quad Flat Pack (VQFP); Pb-Free | C |
| XCR3032XL-7CS48C | 7.5 ns | CS48 | 48 | Chip Scale Package (CSP) | C |
| XCR3032XL-7CSG48C | 7.5 ns | CSG48 | 48 | Chip Scale Package (CSP); Pb-Free | C |
| XCR3032XL-7VQ44I | 7.5 ns | VQ44 | 44 | Very Thin Quad Flat Pack (VQFP) | I |
| XCR3032XL-7VQG44I | 7.5 ns | VQG44 | 44 | Very Thin Quad Flat Pack (VQFP); Pb-Free | I |
| XCR3032XL-7CS48I | 7.5 ns | CS48 | 48 | Chip Scale Package (CSP) | I |
| XCR3032XL-7CSG48I | 7.5 ns | CSG48 | 48 | Chip Scale Package (CSP); Pb-Free | I |
| XCR3032XL-10VQ44C | 10 ns | VQ44 | 44 | Very Thin Quad Flat Pack (VQFP) | C |
| XCR3032XL-10VQG44C | 10 ns | VQG44 | 44 | Very Thin Quad Flat Pack (VQFP); Pb- Free | C |
| XCR3032XL-10CS48C | 10 ns | CS48 | 48 | Chip Scale Package (CSP) | C |
| XCR3032XL-10CSG48C | 10 ns | CSG48 | 48 | Chip Scale Package (CSP); Pb-Free | C |
| XCR3032XL-10VQ44I | 10 ns | VQ44 | 44 | Very Thin Quad Flat Pack (VQFP) | I |

Ordering Combination Information *(Continued)*

| Device Ordering and Part Marking Number | Speed (pin-to-pin delay) | Pkg. Symbol | No. of Pins | Package Type | Operating Range ⁽¹⁾ |
|-----------------------------------------|--------------------------|-------------|-------------|------------------------------------------|--------------------------------|
| XCR3032XL-10VQG44I | 10 ns | VQG44 | 44 | Very Thin Quad Flat Pack (VQFP); Pb-Free | I |
| XCR3032XL-10CS48I | 10 ns | CS48 | 48 | Chip Scale Package (CSP) | I |
| XCR3032XL-10CSG48I | 10 ns | CSG48 | 48 | Chip Scale Package (CSP); Pb-Free | I |

Notes:

1. C = Commercial: $T_A = 0^\circ$ to $+70^\circ\text{C}$; I = Industrial: $T_A = -40^\circ$ to $+85^\circ\text{C}$

Warranty Disclaimer

THESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE THEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE AND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OF LIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

Additional Information

[CoolRunner XPLA3 CPLD Data Sheets and Application Notes](#)

[Device Packages](#)

[Device Package User Guide](#)

Revision History

The following table shows the revision history for this document.

| Date | Version | Revision |
|----------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11/18/00 | 1.0 | Initial Xilinx release. |
| 02/05/01 | 1.1 | Removed Timing Model. |
| 04/11/01 | 1.2 | Update TSUF spec to meet UMC characterization data. Added I _{CC} vs. Freq. numbers, Table 1 and updated Figure 1 . Added Typical I/V curve, Figure 2 ; added Table 2 : Total User I/O; changed V _{OH} spec. |
| 04/19/01 | 1.3 | Updated Typical I/V curve, Figure 2 : added voltage levels. |
| 08/27/01 | 1.4 | Changed from Advance to Preliminary; updated DC Electrical Characteristics; AC Electrical Characteristics; Internal Timing Parameters; added Derating Curve; added -10 industrial packages. Added 200 MHz to Figure 1 and Table 1 . changed -5 F _{SYSTEM} to 200 MHz, -5 T _F to 0.5 ns. |
| 01/08/02 | 1.5 | Updated T _{HI} spec to correct a typo. Added single p-term setup time (T _{SU1}) to AC Table, renamed T _{SU} to T _{SU2} for setup time through the OR array. Updated AC Load Circuit diagram to more closely resemble true test conditions, added note for T _{POD} delay measurement. Updated note 5 in AC Characteristics table lowering typical current draw during configuration. |
| 01/06/03 | 1.6 | Added voltage and temperature to Figure 2 . Increased -5 T _{PCO} to 6.0 (from 5.5 ns) by adding T _{PTCK} parameter to internal timing model. Increased -5 F _{MAX} . Updated Ordering Information format. |
| 07/15/03 | 1.7 | Updated Device Part Marking. Updated test conditions for I _{IL} and I _{IH} . |
| 08/21/03 | 1.8 | Updated Package Device Marking Pin 1 orientation. |
| 02/13/04 | 1.9 | Add solder temperature specification. Add links to data sheets, application notes and packages. |
| 04/08/05 | 2.0 | Added I _{CCSB} Typical and T _{APRPW} specifications. Removed T _{SOL} specification. Added note about Pb-free packages. |
| 03/31/06 | 2.1 | Added Warranty Disclaimer; Added Pb-Free ordering information. |
| 09/15/08 | 2.2 | Added notes to tables to indicate PC44 and PCG44 packages are obsolete. Removed part number references to the obsolete PC44C and PCG44C packages in the Ordering Combination Information . See Product Discontinuation Notice xcn07022.pdf . |