
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	PWM
Number of I/O	12
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-WFQFN Exposed Pad
Supplier Device Package	20-QFN-EP (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/attiny841-mu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ATtiny441/ATtiny841

Atmel

8-bit AVR Microcontroller with 4/8K Bytes In-System Programmable Flash

SUMMARY DATASHEET

Features

- High Performance, Low Power Atmel® AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 120 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
- Non-volatile Program and Data Memories
 - 4/8K Bytes of In-System Programmable Flash Program Memory
 Endurance: 10,000 Write/Erase Cycles
 - 256/512 Bytes of In-System Programmable EEPROM
 Endurance: 100,000 Write/Erase Cycles
 - 256/512 Bytes Internal SRAM
 - Data Retention: 20 Years at 85°C / 100 Years at 25°C
 - Programming Lock for Self-Programming Flash & EEPROM Data Security
- Peripheral Features
 - One 8-bit and Two 16-bit Timer/Counters with Two PWM Channels, Each
 - Programmable Ultra Low Power Watchdog Timer
 - 10-bit Analog to Digital Converter
 - 12 External and 5 Internal, Single-ended Input Channels
 - 46 Differential ADC Channel Pairs with Programmable Gain (1x / 20x / 100x)
 - Two On-chip Analog Comparators
 - Two Full Duplex USARTs with Start Frame Detection
 - Master/Slave SPI Serial Interface
 - Slave I²C Serial Interface
- Special Microcontroller Features
 - Low Power Idle, ADC Noise Reduction, Standby and Power-down Modes
 - Enhanced Power-on Reset Circuit
 - Programmable Brown-out Detection Circuit with Supply Voltage Sampling
 - External and Internal Interrupt Sources
 - Pin Change Interrupt on 12 Pins
 - Calibrated 8MHz Oscillator with Temperature Calibration Option
 - Calibrated 32kHz Ultra Low Power Oscillator
 - High-Current Drive Capability on 2 I/O Pins
- I/O and Packages
 - 14-pin SOIC, 20-pad MLF/QFN and 20-pad VQFN
 - 12 Programmable I/O Lines
- Speed Grade
 - 0 2 MHz @ 1.7 1.8V
 - 0 4 MHz @ 1.8 5.5V
 - 0 10 MHz @ 2.7 5.5V
 - 0 16 MHz @ 4.5 5.5V
- Low Power Consumption
 - Active Mode: 0.2 mA at 1.8V and 1MHz
 - Idle Mode: 30 µA at 1.8V and 1MHz
 - Power-Down Mode (WDT Enabled): 1.3µA at 1.8V
 - Power-Down Mode (WDT Disabled): 150nA at 1.8V

1. Pin Configurations

Figure 1-1. Pinout in 14-pin SOIC.





Figure 1-2. Pinout in 20-pad VQFN/WQFN.



1.1 Pin Description

1.1.1 VCC

Supply voltage.

1.1.2 GND

Ground.

1.1.3 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.

1.1.4 Port A (PA7:PA0)

This is an 8-bit, bi-directional I/O port with internal pull-up resistors (selected for each bit). Output buffers have standard sink and source capability, except ports PA7 and PA5, which have high sink capability.

As inputs, port pins that are externally pulled low will source current provided that pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

This port has alternative pin functions for pin change interrupts, the analog comparator, and ADC.

1.1.5 Port B (PB3:PB0)

This is a 4-bit, bi-directional I/O port with internal pull-up resistors (selected for each bit). Output buffers have standard sink and source capability.

As inputs, port pins that are externally pulled low will source current provided that pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

This port has alternative pin functions for pin change interrupts, and ADC.

2. Overview

ATtiny441/841 is a low-power CMOS 8-bit microcontrollers based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny441/841 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.




Figure 2-1. Block Diagram

PB[3:0]

Atmel

PA[7:0]

The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in a single instruction, executed in one clock cycle. The resulting architecture is compact and code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

ATtiny441/841 provides the following features:

- 4K/8K bytes of in-system programmable Flash
- 256/512 bytes of SRAM data memory
- 256/512 bytes of EEPROM data memory
- 12 general purpose I/O lines
- 32 general purpose working registers
- One 8-bit timer/counter with two PWM channels
- Two 16-bit timer/counters with two PWM channels
- Internal and external interrupts
- One 10-bit ADC with 5 internal and 12 external channels
- One ultra-low power, programmable watchdog timer with internal oscillator
- Two programmable USARTs with start frame detection
- Slave Two-Wire Interface (TWI)
- Master/slave Serial Peripheral Interface (SPI)
- Calibrated 8MHz oscillator
- Calibrated 32kHz, ultra low power oscillator
- Four software selectable power saving modes.

The device includes the following modes for saving power:

- Idle mode: stops the CPU while allowing the timer/counter, ADC, analog comparator, SPI, TWI, and interrupt system to continue functioning
- ADC Noise Reduction mode: minimizes switching noise during ADC conversions by stopping the CPU and all I/O modules except the ADC
- Power-down mode: registers keep their contents and all chip functions are disabled until the next interrupt or hardware reset
- Standby mode: the oscillator is running while the rest of the device is sleeping, allowing very fast start-up combined with low power consumption

The device is manufactured using Atmel's high density non-volatile memory technology. The Flash program memory can be re-programmed in-system through a serial interface, by a conventional non-volatile memory programmer or by an on-chip boot code, running on the AVR core.

The ATtiny441/841 AVR is supported by a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators and evaluation kits.

3. General Information

3.1 Resources

A comprehensive set of drivers, application notes, data sheets and descriptions on development tools are available for download at http://www.atmel.com/avr.

3.2 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

3.3 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

3.4 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology.

4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page(s)
(0xFF)	Reserved	-	-	-	-	-	-	-	-	
(0xFE)	Reserved	_	-	-	-	-	-	-	-	
(0xFD)	Reserved	-	-	-	-	-	-	-	-	
(0xFC)	Reserved	-	-	-	-	-	_	-	-	
(0xFB)	Reserved	-	-	-	-	-	-	-	-	
(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(0xF9)	Reserved	-	-	-	-	-	-	-	-	
(0xF8)	Reserved	-	-	-	_	-	-	-	-	
(0xF7)	Reserved	-	-	-	-	-	-	-	-	
(0xF6)	Reserved	-	-	-	-	-	-	-	-	
(0xF5) (0xF4)	Reserved Reserved	_	_	-	_		_	_		
(0xF3)	Reserved	_	_	_	_	_	_	_	_	
(0xF2)	Reserved	_	_	_	_	_	_	_	_	
(0xF1)	Reserved	_	_	_	_	_	_	_	_	
(0xF0)	Reserved	_	_	-	_	_	_	_	_	
(0xEF)	Reserved	_	-	-	_	-	_	-	-	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-	-	-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	_	-	-	-	-	-	-	-	
(0xE7)	Reserved	-	-	-	-	-	-	-	-	
(0xE6)	Reserved	-	-	-	-	-	-	-	-	
(0xE5)	Reserved	_	-	-	-	-	-	-	-	
(0xE4)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xE3) (0xE2)	Reserved	_	_	_	_	_	_	_	_	
(0xE2) (0xE1)	Reserved	_	_	_	_	_	_	_	_	
(0xE0)	Reserved	_	_	_	_	_	_	_	_	
(0xDF)	Reserved	_	_	_	_	_	_	_	_	
(0xDE)	Reserved	_	_	-	_	_	_	_	_	
(0xDD)	Reserved	_	-	-	_	-	_	-	-	
(0xDC)	Reserved	-	-	-	-	-	-	-	-	
(0xDB)	Reserved	-	-	-	-	-	-	-	-	
(0xDA)	Reserved	-	-	-	-	-	-	-	-	
(0xD9)	Reserved	-	-	-	-	-	-	-	-	
(0xD8)	Reserved	-	-	-	-	-	-	-	-	
(0xD7)	Reserved	-	-	-	-	-	-	-	-	
(0xD6)	Reserved	-	-	-	-	-	-	-	-	
(0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD2)	Reserved	_		-	_		_			
(0xD1) (0xD0)	Reserved Reserved	_	_	_	_	_	_	_	_	
(0xD0) (0xCF)	Reserved	_	-	-	-	-	-	-	-	
(0xCE)	Reserved	_	_	_	_	_	_	_	_	
(0xCD)	Reserved	_	_	_	_	_	_	_	_	
(0xCC)	Reserved	_	_	_	_	_	_	_	_	
(0xCB)	Reserved	_	-	-	-	-	-	-	_	
(0xCA)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	Page 111
(0xC9)	TCCR2B	ICNC2	ICES2	-	WGM23	WGM22	CS22	CS21	CS20	Page 114
(0xC8)	TCCR2C	FOC2A	FOC2B	-	-	-	-	-	-	Page 115
(0xC7)	TCNT2H			Timer/0	Counter2 – Cou	nter Register H	igh Byte			Page 116
(0xC6)	TCNT2L				Counter2 – Cou					Page 116
(0xC5)	OCR2AH				er2 – Output Co					Page 117
(0xC4)	OCR2AL				er2 – Output C					Page 117
(0xC3)	OCR2BH				er2 – Output Co					Page 117
(0xC2)	OCR2BL				er2 – Output C					Page 117
(0xC1)	ICR2H				unter1 – Input C					Page 118
(0xC0)	ICR2L				unter1 – Input C					Page 118

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page(s)
(0xBE)	Reserved	-	-	-	-	-	-	-	_	
(0xBD)	Reserved	-	-	-	-	-	-	_	_	
(0xBC)	Reserved	-	-	-	-	-	-	-	-	
(0xBB)	Reserved	-	-	-	-	-	-	_	-	
(0xBA)	Reserved	_	_	_	_	_	_	_	_	
(0xB9)	Reserved	_	_	_	_	_	_	_	_	
(0xB8)	Reserved	_	_	_	_	_	_	_	_	
(0xB7)	Reserved	_	_	_	_	_	_	_	_	
(0xB6)	Reserved	_	_	_	_	_	_	_	_	
(0xB5)	Reserved	_	_	_	_	_	_	_	_	
(0xB4)	Reserved	_	_	_	_	_	_	_	_	
	Reserved	_	_	_	_	_	_	_	_	
(0xB3)										Dece 157
(0xB2)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	Page 157
(0xB1)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	Page 158
(0xB0)	SPDR					Register	1			Page 159
(0xAF)	Reserved	-	-	-	_	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	_	
(0xAA)	Reserved	-	-	-	-	-	-	-	_	
(0xA9)	Reserved	-	-	-	-	-	_	-	_	
(0xA8)	Reserved	_	_	_	_	_	_	_	_	
(0xA0) (0xA7)	Reserved	_	_	_	_	_	_	_	_	
(0xA6)	Reserved	_	_	_	_	_	_	_	_	
			_		TWASIE					Daga 205
(0xA5)	TWSCRA	TWSHE		TWDIE	IWASIE	TWEN	TWSIE	TWPME	TWSME	Page 205
(0xA4)	TWSCRB	-	-	-	-	TWHNM	TWAA	TWCMD1	TWCMD0	Page 205
(0xA3)	TWSSRA	TWDIF	TWASIF	TWCH	TWRA	TWC	TWBE	TWDIR	TWAS	Page 207
(0xA2)	TWSA					dress Register				Page 208
(0xA1)	TWSAM			TWI Slav	e Address Mas	k Register			TWAE	Page 208
(0xA0)	TWSD		1	1	TWI Slave D	Data Register	1	1		Page 209
(0x9F)	Reserved	-	_	-	-	-	_	_	_	
(0x9E)	Reserved	_	-	_	_	_	-	-	_	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	_	_	_	_	_	_	_	_	
(0x9B)	Reserved	_	_	_	_	_	_	_	_	
(0x9A)	Reserved	_	_	_	_	_	_	_	_	
(0x99)	Reserved	_	_	_	_	_	_	_	_	
	Reserved		_	_	_	_	_	_	_	
(0x98)							_			
(0x97)	Reserved	-	-	-	-	-	-	-	_	
(0x96)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	Page 181, 193
(0x95)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	Page 182, 194
(0x94)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	Page 183, 195
(0x93)	UCSR1D	RXSIE1	RXS1	SFDE1	-	-	-	-	-	Page 185
(0x92)	UBRR1H			U	SART1 Baud R	egister High By	/te			Page 186, 196
(0x91)	UBRR1L			USA	RT1 Baud Rat	e Register Low	Byte			Page 186, 196
(0x90)	UDR1					ata Register				Pages 180, 192
(0x8F)	Reserved	_	_	_	-	_	_	-	_	<u> </u>
(0x8E)	Reserved	_	_	_	_	_	_	_	_	
(0x8D)	Reserved	_	_	-	_	_	_	_	_	
(0x8D) (0x8C)	Reserved	_	_	_	_	_		_	_	
		-	_	_	_		_	_	_	
(0x8B)	Reserved					-				
(0x8A)	Reserved	-	-	-	-	-	_	-	-	
(0x89)	Reserved	-	-	-	-	-	-	-	_	
(0x88)	Reserved	-	-	-	-	-	-	-	-	
(0x87)	Reserved	-	-	-	-	-	_	-	-	
(0x86)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	Page 181, 193
(0x85)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	Page 182, 194
(0x84)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	Page 183, 195
(0x83)	UCSR0D	RXSIE0	RXS0	SFDE0	-	-	-	-	_	Page 185
(0x82)	UBRR0H				SART0 Baud R	egister High By	/te			Page 186, 196
(0x81)	UBRROL	1				e Register Low				Page 186, 196
(0x80)	UDR0	1		007		ata Register	,			Pages 180, 192
(0x7F)	Reserved	_	_	-			-	_	_	. 2900 100, 102
(0x7E)	Reserved	-	-	-	-	-	_	-	-	
(0x7D)	Reserved	-	-	-	-	-	-	-	_	
	Reserved	-	-	-	-	-	-	-	-	
(0x7C) (0x7B)	Reserved	_		_	_					

	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page(s)
(0x7A)	Reserved	_	_	_	_	_	-	_	-	
(0x79)	Reserved	_	-	-	-	_	-	-	-	
(0x78)	Reserved	-	-	-	-	_	_	-	-	
(0x77)	OSCCAL1	-	-	_	-	_	_	CAL11	CAL10	Page 34
(0x76)	OSCTCAL0B			Oscillato	Temperature (Compensation R	egister B	-		Page 34
(0x75)	OSCTCALOA					Compensation R				Page 33
(0x74)	OSCCAL0	CAL07	CAL06	CAL05	CAL04	CAL03	CAL02	CAL01	CAL00	Page 33
(0x73)	CLKPR	_	-	-	_	CLKPS3	CLKPS2	CLKPS1	CLKPS0	Page 32
(0x72)	CLKCR	OSCRDY	CSTR	CKOUTC	SUT	CKSEL3	CKSEL2	CKSEL1	CKSEL0	Page 31
(0x71)	CCP	COCILDI	cont	1		otection Registe		ONOLLI	ONOLLO	Page 13
(0x70)	PRR	PRTWI	PRUSART1	PRUSART0	PRSPI	PRTIM2	PRTIM1	PRTIM0	PRADC	Page 38
(0x6F)	Reserved	_	-	-	-	-	_	TITTIMO	TRADO	Tage 50
(0x6E)	Reserved	_	_	_	_	_	_	_	_	
(0x6L) (0x6D)	Reserved	_	_	_	_	_		_	_	
		_	_	_	_	_	_	_	_	
(0x6C)	Reserved	_	_	_	_	_	_	_	_	
(0x6B)	Reserved									
(0x6A)	PHDE	-	-	-	-	-	-	PHDEA1	PHDEA0	Page 71
(0x69)	Reserved	-	-	-	-	_	_	-	-	
(0x68)	TOCPMSA1	TOCC7S1	TOCC7S0	TOCC6S1	TOCC6S0	TOCC5S1	TOCC5S0	TOCC4S1	TOCC4S0	Page 115
(0x67)	TOCPMSA0	TOCC3S1	TOCC3S0	TOCC2S1	TOCC2S0	TOCC1S1	TOCC1S0	TOCC0S1	TOCC0S0	Page 115
(0x66)	TOCPMCOE	TOCC7OE	TOCC6OE	TOCC5OE	TOCC4OE	TOCC3OE	TOCC2OE	TOCC10E	TOCCOOE	Page 116
(0x65)	REMAP	-	-	-	-	-	-	SPIMAP	U0MAP	Pages 159, 186
(0x64)	PORTCR	-	-	_	-	_	-	BBMB	BBMA	Page 71
(0x63)	PUEA	PUEA7	PUEA6	PUEA5	PUEA4	PUEA3	PUEA2	PUEA1	PUEA0	Page 73
(0x62)	PUEB	-	-	-	-	PUEB3	PUEB2	PUEB1	PUEB0	Page 71
(0x61)	DIDR1	-	_	_	_	ADC9D	ADC8D	ADC10D	ADC11D	Page 150
(0x60)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	Pages 127, 131, 14
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С	Page 14
0x3E (0x5E)	SPH	-	-	-	-	_	-	SP9	SP8	Page 13
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Page 13
0x3C (0x5C)	OCR0B			Timer/C	ounter0 – Outp	ut Compare Re	gister B			Page 89
0x3B (0x5B)	GIMSK	-	INT0	PCIE1	PCIE0	-	-	-	-	Page 52
0x3A (0x5A)	GIFR	-	INTF0	PCIF1	PCIF0	_	_	-	-	Page 53
0x39 (0x59)	TIMSK0	_	-	-	-	-	OCIE0B	OCIE0A	TOIE0	Page 90
0x38 (0x58)	TIFR0	_	_	_	_	_	OCF0B	OCF0A	TOV0	Page 90
0x37 (0x57)	SPMCSR	_	_	RSIG	СТРВ	RFLB	PGWRT	PGERS	SPMEN	Page 217
0x36 (0x56)	OCR0A			1		ut Compare Re			-	Page 89
0x35 (0x55)	MCUCR	_	_	SE	SM1	SM0	_	ISC01	ISC00	Page 38, 52
0x34 (0x54)	MCUSR	_	_	_	-	WDRF	BORF	EXTRF	PORF	Page 46
0x33 (0x53)	TCCR0B	FOC0A	FOC0B	_	_	WGM02	CS02	CS01	CS00	Page 88
0x32 (0x52)	TCNT0			Ti	mer/Counter0 -	Counter Regist				Page 89
0x31 (0x51)	Reserved	_	_	_		-	_	_	_	i ugo oo
0x30 (0x50)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	_	_	WGM01	WGM00	Page 85
0x30 (0x30) 0x2F (0x4F)	TCCR1A	COMIA1	COMIDA0	COM1B1	COM1B0		_	WGM01 WGM11	WGM10	
				CONTRI		-	-			Page 111
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	- Time-"	WGM13	WGM12	CS12	CS11	CS10	Page 114
0x2D (0x4D)	TCNT1H					nter Register Hi				Page 116
0x2C (0x4C)	TCNT1L					nter Register Lo				Page 116
0x2B (0x4B)	OCR1AH					mpare Register				Page 117
0x2A (0x4A)	OCR1AL					ompare Registe				Page 117
	OCR1BH					mpare Register				Page 117
0x29 (0x49)	-			Timer/Count	er1 – Output Co	ompare Registe	r B Low Byte			Page 117
0x28 (0x48)	OCR1BL					Note Devictor				Page 211
0x28 (0x48) 0x27 (0x47)	DWDR				debugWire [Jala Register				
0x28 (0x48) 0x27 (0x47) 0x26 (0x46)	DWDR Reserved	_	-	_	_	_	_	-	-	
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45)	DWDR Reserved ICR1H	_	_	Timer/Cou	– Inter1 – Input C	_ apture Register		-	_	Page 118
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44)	DWDR Reserved ICR1H ICR1L		1	Timer/Cou Timer/Cou	– Inter1 – Input C	_		_		Page 118
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43)	DWDR Reserved ICR1H	- TSM	_	Timer/Cou	– Inter1 – Input C	_ apture Register		-	– PSR	
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44)	DWDR Reserved ICR1H ICR1L		1	Timer/Cou Timer/Cou	– Inter1 – Input C	_ apture Register				Page 118
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43)	DWDR Reserved ICR1H ICR1L GTCCR	TSM	-	Timer/Cou Timer/Cou –	– Inter1 – Input C Inter1 – Input C –	apture Register apture Register –	Low Byte			Page 118 Page 122
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42)	DWDR Reserved ICR1H ICR1L GTCCR TCCR1C	TSM FOC1A	– FOC1B	Timer/Cou Timer/Cou –	– Inter1 – Input C Inter1 – Input C –	_ apture Register apture Register _ _	- Low Byte	-	PSR -	Page 118 Page 122 Page 115
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	DWDR Reserved ICR1H ICR1L GTCCR TCCR1C WDTCSR	TSM FOC1A WDIF	– FOC1B WDIE	Timer/Cou Timer/Cou – – WDP3 –	 Inter1 – Input C 	apture Register apture Register - - WDE	Low Byte – – WDP2 PCINT10	- - WDP1	PSR – WDP0	Page 118 Page 122 Page 115 Page 47
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	DWDR Reserved ICR1H ICR1L GTCCR TCCR1C WDTCSR PCMSK1	TSM FOC1A WDIF	– FOC1B WDIE	Timer/Cou Timer/Cou – WDP3 – EEI	 Inter1 – Input C PROM Address	– apture Register – – WDE PCINT11	Low Byte – – WDP2 PCINT10 Byte	- - WDP1	PSR – WDP0	Page 118 Page 122 Page 115 Page 47 Page 54
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	DWDR Reserved ICR1H ICR1L GTCCR TCCR1C WDTCSR PCMSK1 EEARH	TSM FOC1A WDIF	– FOC1B WDIE	Timer/Cou Timer/Cou – WDP3 – EEI	- Inter1 – Input C Inter1 – Input C – – – – PROM Address PROM Address	– apture Register – – WDE PCINT11 Register High E	Low Byte – – WDP2 PCINT10 Byte	- - WDP1	PSR – WDP0	Page 118 Page 122 Page 115 Page 47 Page 54 Page 21
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1D (0x3D)	DWDR Reserved ICR1H ICR1L GTCCR TCCR1C WDTCSR PCMSK1 EEARH EEARL	TSM FOC1A WDIF	– FOC1B WDIE	Timer/Cou Timer/Cou – WDP3 – EEI	- Inter1 – Input C Inter1 – Input C – – – – PROM Address PROM Address	– apture Register – – WDE PCINT11 Register High B Register Low B	Low Byte – – WDP2 PCINT10 Byte	- - WDP1	PSR – WDP0	Page 118 Page 122 Page 115 Page 47 Page 54 Page 21 Page 22 Page 22
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3D) 0x1C (0x3C)	DWDR Reserved ICR1H ICR1L GTCCR TCCR1C WDTCSR PCMSK1 EEARH EEARL EEDR EECR	TSM FOC1A WDIF -	- FOC1B WDIE -	Timer/Cou Timer/Cou - WDP3 - EEI EEPM1	- Inter1 – Input C Inter1 – Input C - - - - - - - - - - - - - - - - - - -	apture Register apture Register – – WDE PCINT11 Register High B Register Low E ata Register EERIE	Low Byte - - WDP2 PCINT10 Byte Byte EEMPE	- WDP1 PCINT9 EEPE	PSR – WDP0 PCINT8 EERE	Page 118 Page 122 Page 115 Page 47 Page 54 Page 21 Page 22 Page 22 Page 22 Page 22 Page 22
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3C) 0x1B (0x3B)	DWDR Reserved ICR1H ICR1L GTCCR TCCR1C WDTCSR PCMSK1 EEARH EEARL EEDR EECR PORTA	TSM FOC1A WDIF - - PORTA7	- FOC1B WDIE - - PORTA6	Timer/Cou Timer/Cou - WDP3 - EEI EEPM1 PORTA5	- Inter1 – Input C Inter1 – Input C PROM Address PROM Address EEPROM D EEPM0 PORTA4	_ apture Register apture Register _ _ WDE PCINT11 Register High B Register Low E ata Register EERIE PORTA3	Low Byte – WDP2 PCINT10 Byte Byte EEMPE PORTA2	- WDP1 PCINT9 EEPE PORTA1	PSR – WDP0 PCINT8 EERE PORTA0	Page 118 Page 122 Page 115 Page 47 Page 54 Page 21 Page 22 Page 22 Page 22 Page 23 Page 24 Page 73
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3A)	DWDR Reserved ICR1H ICR1L GTCCR TCCR1C WDTCSR PCMSK1 EEARH EEARH EEARL EEDR EECR PORTA DDRA	TSM FOC1A WDIF - - PORTA7 DDA7	- FOC1B WDIE - - PORTA6 DDA6	Timer/Cou Timer/Cou - WDP3 - EEI EEPM1 PORTA5 DDA5	- Inter1 – Input C Inter1 – Input C PROM Address PROM Address EEPROM D EEPM0 PORTA4 DDA4	_ apture Register apture Register _ _ WDE PCINT11 Register High B Register Low E ata Register EERIE PORTA3 DDA3	Low Byte – WDP2 PCINT10 Byte EEMPE PORTA2 DDA2	- WDP1 PCINT9 EEPE PORTA1 DDA1	PSR – WDP0 PCINT8 EERE PORTA0 DDA0	Page 118 Page 122 Page 115 Page 47 Page 54 Page 21 Page 22 Page 22 Page 73 Page 73
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3D) 0x1C (0x3C) 0x1B (0x3B)	DWDR Reserved ICR1H ICR1L GTCCR TCCR1C WDTCSR PCMSK1 EEARH EEARL EEDR EECR PORTA	TSM FOC1A WDIF - - PORTA7	- FOC1B WDIE - - PORTA6	Timer/Cou Timer/Cou - WDP3 - EEI EEPM1 PORTA5	- Inter1 – Input C Inter1 – Input C PROM Address PROM Address EEPROM D EEPM0 PORTA4	_ apture Register apture Register _ _ WDE PCINT11 Register High B Register Low E ata Register EERIE PORTA3	Low Byte – WDP2 PCINT10 Byte Byte EEMPE PORTA2	- WDP1 PCINT9 EEPE PORTA1	PSR – WDP0 PCINT8 EERE PORTA0	Page 118 Page 122 Page 115 Page 47 Page 54 Page 21 Page 22 Page 22 Page 22 Page 23 Page 24 Page 73

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page(s)
0x16 (0x36)	PINB	-	-	-	-	PINB3	PINB2	PINB1	PINB0	Page 72
0x15 (0x35)	GPIOR2				General Purpo	se I/O Register	2			Page 24
0x14 (0x34)	GPIOR1				General Purpo	se I/O Register	1			Page 24
0x13 (0x33)	GPIOR0				General Purpo	se I/O register ()			Page 24
0x12 (0x32)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	Page 54
0x11 (0x31)	TIMSK2	-	-	ICIE2	-	-	OCIE2B	OCIE2A	TOIE2	Page 118
0x10 (0x30)	TIFR2	-	-	ICF2	_	-	OCF2B	OCF2A	TOV2	Page 119
0x0F (0x2F)	TIMSK1	-	-	ICIE1	_	_	OCIE1B	OCIE1A	TOIE1	Page 118
0x0E (0x2E)	TIFR1	_	-	ICF1	-	-	OCF1B	OCF1A	TOV1	Page 119
0x0D (0x2D)	ACSR1B	HSEL1	HLEV1	-	ACOE1	-	ACME1	-	-	Page 130
0x0C (0x2C)	ACSR1A	ACD1	ACBG1	ACO1	ACI1	ACIE1	ACIC1	ACIS11	ACIS10	Page 129
0x0B (0x2B)	ACSR0B	HSEL0	HLEV0	-	ACOE0	ACNMUX01	ACNMUX00	ACPMUX01	ACPMUX00	Page 126
0x0A (0x2A)	ACSR0A	ACD0	ACPMUX02	ACO0	ACI0	ACIE0	ACIC0	ACIS01	ACIS00	Page 125
0x09 (0x29)	ADMUXA	_	_	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0	Page 143
0x08 (0x28)	ADMUXB	REFS2	REFS1	REFS0	-	-	-	GSEL1	GSEL0	Page 146
0x07 (0x27)	ADCH			AD	C – Conversio	on Result High E	lyte			Page 147
0x06 (0x26)	ADCL			A	DC – Conversio	on Result Low B	yte			Page 147
0x05 (0x25)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	Page 148
0x04 (0x24)	ADCSRB	_	-	-	-	ADLAR	ADTS2	ADT1	ADTS0	Page 149
0x03 (0x23)	Reserved	_	_	-	-	_	_	_	_	
0x02 (0x22)	Reserved	-	_	-	-	-	_	_	-	
0x01 (0x21)	Reserved	-	_	-	-	-	_	_	-	
0x00 (0x20)	Reserved	-	-	-	-	-	-	-	-	

- Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
 - 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	OGIC INSTRUCTIO	NS			
ADD .	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
DC	Rd, Rr	Add with Carry two Registers	$Rd \gets Rd + Rr + C$	Z,C,N,V,H	1
DIW	Rdl,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
UB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
BC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
BCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	$Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
NDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
DR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
DRI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
OR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
IEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
BR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
BR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
NC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
ST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
BRANCH INSTRUC	1				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
JMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
CALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
PSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
PC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
PI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
BRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
BRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
BIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
BIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
RVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
RVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
RIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
IT AND BIT-TEST	INSTRUCTIONS				
BI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
ВІ	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
SL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
.SR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROL	Ku	Hotato zon mough ouny			

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) $\leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) $\leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	INU, D	Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry		c	1
SEN		-		N	1
		Set Negative Flag	N ← 1		
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	<u>I ← 1</u>	1	1
CLI		Global Interrupt Disable	1 ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	т	1
CLT		Clear T in SREG	$T \leftarrow 0$	т	1
SEH		Set Half Carry Flag in SREG	H ← 1	н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER	INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
_Di	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
DS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST		Store Indirect and Pre-Dec.			2
	- Y, Rr		$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, (Z) $\leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
_PM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
N	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
	-			TNUTTE	-
	NSTRUCTIONS	No Operation		Non-	4
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

6. Ordering Information

6.1 ATtiny441

Speed	Supply Voltage	Temperature Range	Package ⁽¹⁾	Ordering Code
			14S1	ATtiny441-SSU
			1431	ATtiny441-SSUR
16 MHz	1.7 – 5.5V	Industrial (-40°C to +85°C) ⁽²⁾	00144	ATtiny441-MU
			20M1	ATtiny441-MUR
			00140	ATtiny441-MMH
			20M2	ATtiny441-MMHR

Notes: 1. All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazardous Substances (RoHS).

2. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

	Package Type
14S1	14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC)
20M1	20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead / Micro Lead Frame Package (QFN/MLF)
20M2	20-pad, 3 x 3 x 0.85 mm Body, Very Thin Quad Flat No Lead Package (VQFN)

6.2 ATtiny841

Speed	Supply Voltage	Temperature Range	Package ⁽¹⁾	Ordering Code
			14S1	ATtiny841-SSU
			1401	ATtiny841-SSUR
16 MHz	1.7 – 5.5V	Industrial (-40°C to +85°C) ⁽²⁾	20M1	ATtiny841-MU
			201011	ATtiny841-MUR
			20M2	ATtiny841-MMH
			2011/2	ATtiny841-MMHR


Notes: 1. All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazardous Substances (RoHS).


2. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


	Package Type
14S1	14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC)
20M1	20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead / Micro Lead Frame Package (QFN/MLF)
20M2	20-pad, 3 x 3 x 0.85 mm Body, Very Thin Quad Flat No Lead Package (VQFN)

7. Packaging Information

7.1 14S1







8. Errata

8.1 ATtiny441

8.1.1 Rev. D

No known erratas.

8.1.2 Rev. C

Not sampled

8.1.3 Rev. B

Not sampled.

8.1.4 Rev. A

Not sampled

8.2 ATtiny841

8.2.1 Rev. C

No known erratas.

8.2.2 Rev. B

8.2.3

Issue:Non-volatile Memories Should Not Be Written at High Temperatures And Low Voltages
Reliability issues have been detected when Flash, EEPROM or Fuse Bytes are programmed at volt-
ages below 3V AND temperatures above 55°C.Workaround:Do not write to Flash, EEPROM or Fuse bytes when supply voltage is below 3V AND device tem-
perature is above 55°C.Rev. AIssue:Non-volatile Memories Should Not Be Written at High Temperatures And Low Voltages
Reliability issues have been detected when Flash, EEPROM or Fuse Bytes are programmed at volt-
ages below 3V AND temperatures above 55°C.Workaround:Do not write to Flash, EEPROM or Fuse bytes when supply voltage is below 3V AND device tem-
perature is above 55°C.Workaround:Do not write to Flash, EEPROM or Fuse bytes when supply voltage is below 3V AND device tem-
perature is above 55°C.

9. Datasheet Revision History

Doc. Rev.	Date	Comments
8495A	09/2012	Initial revision
8495B	12/2012	Updated Figure 1-1 on page 2, Figure 1-2 on page 2, and REMAP register on pages 159, 186 and 7. Added ATtiny241.
8495C	03/2013	Updated "Ordering Information" : All -SU and SUR updated to -SSU and -SSUR.
8495D	07/2013	Removed references to ATtiny241 which will not be offered.
8495E	08/2013	Updated "Device Signature Imprint Table" on page 220.
8495F	10/2013	Added Typical Characterization plots.
8495G	01/2014	System and Reset Characteristics:
		Updated min and max limits of Internal bandgap voltage (VBG) in:
		Section 25.1.5 on page 240
		Section 25.2.5 on page 249
8495H	05/2014	Updated WDT code example: RSTFLR register replaced with MCUSR.

Atmel

Enabling Unlimited Possibilities®

Atmel Corporation

1600 Technology Drive San Jose, CA 95110 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com

Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY **Tel:** (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku Tokyo 141-0032 JAPAN **Tel:** (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2014 Atmel Corporation. All rights reserved. / Rev.: 8495HS-AVR-05/2014

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], AVR[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.