

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Discontinued at Digi-Key |
|----------------------------|-------------------------------------------------------------------------|
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 72MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 29 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 20x14b; D/A 4x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-UFQFN Exposed Pad |
| Supplier Device Package | 32-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8lb12f64e-a-qfn32r |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Feature List

The EFM8LB1 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.

- Core:
 - Pipelined CIP-51 Core
 - · Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - 72 MHz maximum operating frequency
- Memory:
 - Up to 64 kB flash memory (63 kB user-accessible), in-system re-programmable from firmware in 512-byte sectors
 - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- · Power:
 - Internal LDO regulator for CPU core voltage
 - · Power-on reset circuit and brownout detectors
- I/O: Up to 29 total multifunction I/O pins:
 - Up to 25 pins 5 V tolerant under bias
 - Selectable state retention through reset events
 - · Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
 - Internal 72 MHz oscillator with accuracy of ±2%
 - Internal 24.5 MHz oscillator with ±2% accuracy
 - · Internal 80 kHz low-frequency oscillator
 - External CMOS clock option
 - External crystal/RC/C Oscillator (up to 25 MHz)

- Analog:
 - 14/12/10-Bit Analog-to-Digital Converter (ADC)
 - Internal calibrated temperature sensor (±3 °C)
 - 4 x 12-Bit Digital-to-Analog Converters (DAC)
 - 2 x Low-current analog comparators with adjustable reference
- · Communications and Digital Peripherals:
 - 2 x UART, up to 3 Mbaud
 - SPI[™] Master / Slave, up to 12 Mbps
 - SMBus™/I2C™ Master / Slave, up to 400 kbps
 - I²C High-Speed Slave, up to 3.4 Mbps
 - 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries
 - 4 Configurable Logic Units
- · Timers/Counters and PWM:
 - 6-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes
 - 6 x 16-bit general-purpose timers
 - Independent watchdog timer, clocked from the low frequency oscillator
- On-Chip, Non-Intrusive Debugging
 - · Full memory and register inspection
 - · Four hardware breakpoints, single-stepping

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8LB1 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Device operation is specified from 2.2 V up to a 3.6 V supply. Devices are AEC-Q100 qualified (pending) and available in 4x4 mm 32-pin QFN, 3x3 mm 24-pin QFN, 32-pin QFP, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

| Power Mode | Details | Mode Entry | Wake-Up Sources |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Normal | Core and all peripherals clocked and fully operational | | |
| Idle | Core halted All peripherals clocked and fully operational Code resumes execution on wake event | Set IDLE bit in PCON0 | Any interrupt |
| Suspend | Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event | Switch SYSCLK to HFOSC0 Set SUSPEND bit in PCON1 | Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Rising Edge CLUn Interrupt-Enabled Event |
| Stop | All internal power nets shut down Pins retain state Exit on any reset source | 1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0 | Any reset source |
| Snooze | Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event | Switch SYSCLK to HFOSC0 Set SNOOZE bit in PCON1 | Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Rising Edge CLUn Interrupt-Enabled Event |
| Shutdown | All internal power nets shut down Pins retain state Exit on pin or power-on reset | 1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0 | RSTb pin resetPower-on reset |

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.4 to P3.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 or P3.7, depending on the package option.

The port control block offers the following features:

- Up to 29 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- State retention feature allows pins to retain configuration through most reset sources.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 24 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.7 Analog

14/12/10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 14-, 12-, and 10-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 20 external inputs
- Single-ended 14-bit, 12-bit and 10-bit modes
- Supports an output update rate of up to 1 Msps in 12-bit mode
- · Channel sequencer logic with direct-to-XDATA output transfers
- Operation in a low power mode at lower conversion speeds
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- Output data window comparator allows automatic range checking
- Support for output data accumulation
- Conversion complete and window compare interrupts supported
- Flexible output data formatting
- Includes a fully-internal fast-settling 1.65 V reference and an on-chip precision 2.4 / 1.2 V reference, with support for using the supply as the reference, an external reference and signal ground
- Integrated factory-calibrated temperature sensor

12-Bit Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3)

The DAC modules are 12-bit Digital-to-Analog Converters with the capability to synchronize multiple outputs together. The DACs are fully configurable under software control. The voltage reference for the DACs is selectable between internal and external reference sources.

- Voltage output with 12-bit performance
- · Hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- · Outputs may be configured to persist through reset and maintain output state to avoid system disruption
- Multiple DAC outputs can be synchronized together
- DAC pairs (DAC0 and 1 or DAC2 and 3) support complementary output waveform generation
- · Outputs may be switched between two levels according to state of configurable logic / PWM input trigger
- Flexible input data formatting
- · Supports references from internal supply, on-chip precision reference, or external VREF pin

Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- · Up to 10 (CMP0) or 9 (CMP1) external positive inputs
- · Up to 10 (CMP0) or 9 (CMP1) external negative inputs
- · Additional input options:
 - Internal connection to LDO output
 - Direct connection to GND
 - Direct connection to VDD
 - Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- Programmable response time
- Interrupts generated on rising, falling, or both edges
- PWM output kill feature

3.10 Bootloader

All devices come pre-programmed with a UART0 bootloader. This bootloader resides in the code security page, which is the last page of code flash; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.




Figure 3.2. Flash Memory Map with Bootloader - 62.5 KB Devices

4.1.4 Flash Memory

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---------------------------------------------------------|--------------------|--------------------------------|-----|------|-----|--------|
| Write Time ^{1 ,2} | t _{WRITE} | One Byte, | 19 | 20 | 21 | μs |
| | | F _{SYSCLK} = 24.5 MHz | | | | |
| Erase Time ^{1,2} | t _{ERASE} | One Page, | 5.2 | 5.35 | 5.5 | ms |
| | | F _{SYSCLK} = 24.5 MHz | | | | |
| V _{DD} Voltage During Programming ³ | V _{PROG} | | 2.2 | _ | 3.6 | V |
| Endurance (Write/Erase Cycles) | N _{WE} | | 20k | 100k | | Cycles |

Table 4.4. Flash Memory

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.

3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---------------------------|----------------------|-----------------|-----|-----|-----|---------|
| Idle Mode Wake-up Time | t _{IDLEWK} | | 2 | _ | 3 | SYSCLKs |
| Suspend Mode Wake-up Time | t _{SUS-} | SYSCLK = HFOSC0 | _ | 170 | _ | ns |
| | PENDWK | CLKDIV = 0x00 | | | | |
| Snooze Mode Wake-up Time | t _{SLEEPWK} | SYSCLK = HFOSC0 | — | 12 | — | μs |
| | | CLKDIV = 0x00 | | | | |

4.1.6 Internal Oscillators

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---------------------------------|---------------------------|-----------------------------------|------|------|------|--------|
| High Frequency Oscillator 0 (2- | 4.5 MHz) | | | | 1 | |
| Oscillator Frequency | f _{HFOSC0} | Full Temperature and Supply Range | 24 | 24.5 | 25 | MHz |
| Power Supply Sensitivity | PSS _{HFOS} C0 | T _A = 25 °C | - | 0.5 | _ | %/V |
| Temperature Sensitivity | TS _{HFOSC0} | V _{DD} = 3.0 V | _ | 40 | _ | ppm/°C |
| High Frequency Oscillator 1 (7) | 2 MHz) | | | 1 | 1 | - |
| Oscillator Frequency | f _{HFOSC1} | Full Temperature and Supply Range | 70.5 | 72 | 73.5 | MHz |
| Power Supply Sensitivity | PSS _{HFOS} C1 | T _A = 25 °C | - | TBD | _ | %/V |
| Temperature Sensitivity | TS _{HFOSC1} | V _{DD} = 3.0 V | _ | TBD | _ | ppm/°C |
| Low Frequency Oscillator (80 k | (Hz) | 1 | 1 | 1 | 1 | 1 |
| Oscillator Frequency | f _{LFOSC} | Full Temperature and Supply Range | 75 | 80 | 85 | kHz |
| Power Supply Sensitivity | PSS _{LFOSC} | T _A = 25 °C | | 0.05 | _ | %/V |
| Temperature Sensitivity | TS _{LFOSC} | V _{DD} = 3.0 V | _ | 65 | _ | ppm/°C |

Table 4.6. Internal Oscillators

4.1.7 External Clock Input

Table 4.7. External Clock Input

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---------------------------------------|--------------------|----------------|-----|-----|-----|------|
| External Input CMOS Clock | f _{CMOS} | | 0 | — | 50 | MHz |
| Frequency (at EXTCLK pin) | | | | | | |
| External Input CMOS Clock High Time | t _{CMOSH} | | 9 | _ | | ns |
| External Input CMOS Clock Low Time | t _{CMOSL} | | 9 | _ | _ | ns |

4.1.8 Crystal Oscillator

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------------------|-------------------|----------------|------|-----|-----|------|
| Crystal Frequency | f _{XTAL} | | 0.02 | _ | 25 | MHz |
| Crystal Drive Current | I _{XTAL} | XFCN = 0 | _ | 0.5 | — | μA |
| | | XFCN = 1 | _ | 1.5 | _ | μA |
| | | XFCN = 2 | _ | 4.8 | _ | μA |
| | | XFCN = 3 | _ | 14 | _ | μA |
| | | XFCN = 4 | _ | 40 | _ | μA |
| | | XFCN = 5 | _ | 120 | _ | μA |
| | | XFCN = 6 | _ | 550 | _ | μA |
| | | XFCN = 7 | _ | 2.6 | - | mA |

Table 4.8. Crystal Oscillator

4.1.12 DACs

| Table 4.12. | DACs |
|-------------|------|
|-------------|------|

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|--------------------------------|----------------------------------------------------------|--------------------------------------------------------|------|------|-----------------|-------------------|
| Resolution | N _{bits} | | | 12 | | Bits |
| Throughput Rate | f _S | | — | | 200 | ksps |
| Integral Nonlinearity | INL | | TBD | ±0.5 | TBD | LSB |
| Differential Nonlinearity | DNL | | TBD | ±5 | TBD | LSB |
| Output Noise | VREF = 2.4 V f _S = 0.1 Hz to 300 kHz | | | 110 | | μV _{RMS} |
| Slew Rate | SLEW | | _ | ±1 | _ | V/µs |
| Output Settling Time to 1 LSB | t SETTLE | V _{OUT} change between 25% and 75% Full Scale | — | 2.6 | 5 | μs |
| Power-on Time | t _{PWR} | | _ | | 10 | μs |
| Voltage Reference Range | V _{REF} | | 1.15 | _ | V _{DD} | V |
| Power Supply Rejection Ratio | PSRR | DC, V _{OUT} = 50% Full Scale | — | 110 | _ | dB |
| | | 1 kHz, V _{OUT} = 50% Full Scale | _ | 60 | _ | dB |
| Total Harmonic Distortion | THD | V _{OUT} = 10 kHz sine wave, 10% to 90% | 60 | | | dB |
| Offset Error | E _{OFF} | VREF = 2.4 V | TBD | ±0.5 | TBD | LSB |
| Offset Temperature Coefficient | TC _{OFF} | | _ | TBD | _ | ppm/°C |
| Full-Scale Error | E _{FS} | VREF = 2.4 V | TBD | ±5 | TBD | LSB |
| Full-Scale Error Tempco | TC _{FS} | | - | TBD | _ | ppm/°C |
| External Load Impedance | R _{LOAD} | | 2 | | _ | kΩ |
| External Load Capacitance | C _{LOAD} | | TBD | _ | 100 | pF |
| Load Regulation | | V _{OUT} = 50% Full Scale | - | 100 | TBD | μV/mA |
| | | I _{OUT} = -2 to 2 mA | | | | |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------------------------------|--------------------|------------------------|-------|------|-----------------------|------|
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | — | -1.5 | _ | mV |
| Mode 3 (CPMD = 11) | | CPHYN = 01 | — | -4 | _ | mV |
| | | CPHYN = 10 | _ | -8 | _ | mV |
| | | CPHYN = 11 | — | -16 | — | mV |
| Input Range (CP+ or CP-) | V _{IN} | | -0.25 | _ | V _{IO} +0.25 | V |
| Input Pin Capacitance | C _{CP} | | — | 7.5 | — | pF |
| Internal Reference DAC Resolution | N _{bits} | | | 6 | 1 | bits |
| Common-Mode Rejection Ratio | CMRR _{CP} | | _ | 70 | _ | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | — | 72 | _ | dB |
| Input Offset Voltage | V _{OFF} | T _A = 25 °C | -10 | 0 | 10 | mV |
| Input Offset Tempco | TC _{OFF} | | _ | 3.5 | — | μV/° |

4.1.14 Configurable Logic

Table 4.14. Configurable Logic

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|--------------------|------------------|----------------------|-----|-----|-------|------|
| Propagation Delay | t _{DLY} | Through single CLU | TBD | _ | TBD | ns |
| Clocking Frequency | F _{CLK} | 1 or 2 CLUs Cascaded | — | _ | 73.5 | MHz |
| | | 3 or 4 CLUs Cascaded | | | 36.75 | MHz |

5.2 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in AN127: "Pin Sharing Techniques for the C2 Interface." Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.




Figure 5.2. Debug Connection Diagram

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 19 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.5 |
| | | | | INT0.7 | CMP0P.5 |
| | | | | INT1.7 | CMP0N.5 |
| | | | | CLU1OUT | CMP1P.1 |
| | | | | CLU0B.11 | CMP1N.1 |
| | | | | CLU1B.9 | |
| | | | | CLU3A.11 | |
| 20 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.4 |
| | | | | CNVSTR | CMP0P.4 |
| | | | | INT0.6 | CMP0N.4 |
| | | | | INT1.6 | CMP1P.0 |
| | | | | CLU0A.11 | CMP1N.0 |
| | | | | CLU1B.8 | |
| | | | | CLU3A.10 | |
| 21 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.3 |
| | | | | INT0.5 | CMP0P.3 |
| | | | | INT1.5 | CMP0N.3 |
| | | | | UART0_RX | |
| | | | | CLU0B.10 | |
| | | | | CLU1A.9 | |
| 22 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.2 |
| | | | | INT0.4 | CMP0P.2 |
| | | | | INT1.4 | CMP0N.2 |
| | | | | UART0_TX | |
| | | | | CLU0A.10 | |
| | | | | CLU1A.8 | |
| 23 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | XTAL2 |
| | | | | EXTCLK | |
| | | | | INT0.3 | |
| | | | | INT1.3 | |
| | | | | CLU0B.9 | |
| | | | | CLU2B.10 | |
| | | | | CLU3A.9 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 18 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.8 |
| | | | | CLU0A.13 | |
| | | | | CLU1A.11 | |
| | | | | CLU2B.10 | |
| | | | | CLU3A.12 | |
| | | | | CLU3B.13 | |
| 19 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.7 |
| | | | | CLU0B.12 | |
| | | | | CLU1B.10 | |
| | | | | CLU2A.11 | |
| | | | | CLU3B.12 | |
| 20 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.6 |
| | | | | CLU0A.12 | |
| | | | | CLU1A.10 | |
| | | | | CLU2A.10 | |
| 21 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.5 |
| | | | | INT0.7 | CMP0P.5 |
| | | | | INT1.7 | CMP0N.5 |
| | | | | CLU1OUT | CMP1P.1 |
| | | | | CLU0B.11 | CMP1N.1 |
| | | | | CLU1B.9 | |
| | | | | CLU3A.11 | |
| 22 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.4 |
| | | | | CNVSTR | CMP0P.4 |
| | | | | INT0.6 | CMP0N.4 |
| | | | | INT1.6 | CMP1P.0 |
| | | | | CLU0A.11 | CMP1N.0 |
| | | | | CLU1B.8 | |
| | | | | CLU3A.10 | |
| 23 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.3 |
| | | | | INT0.5 | CMP0P.3 |
| | | | | INT1.5 | CMP0N.3 |
| | | | | UART0_RX | |
| | | | | CLU0B.10 | |
| | | | | CLU1A.9 | |

7. QFN32 Package Specifications

7.1 QFN32 Package Dimensions




Figure 7.1. QFN32 Package Drawing

| Dimension | Min | Тур | Мах |
|-----------|-----------|-------|------|
| A | 0.45 | 0.50 | 0.55 |
| A1 | 0.00 | 0.035 | 0.05 |
| b | 0.15 | 0.20 | 0.25 |
| D | 4.00 BSC. | | |
| D2 | 2.80 | 2.90 | 3.00 |
| е | 0.40 BSC. | | |
| E | 4.00 BSC. | | |
| E2 | 2.80 | 2.90 | 3.00 |
| L | 0.20 | 0.30 | 0.40 |
| ааа | — | _ | 0.10 |
| bbb | — | — | 0.10 |
| ссс | — | _ | 0.08 |
| ddd | — | — | 0.10 |
| eee | — | — | 0.10 |
| 999 | _ | _ | 0.05 |

Table 7.1. QFN32 Package Dimensions

| Dimension | Min | Тур | Мах | |
|-------------------------------------------------------------------------------------------------------------|-----|-----|-----|--|
| Note: | | | | |
| 1. All dimensions shown are in millimeters (mm) unless otherwise noted. | | | | |
| 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. | | | | |
| 3. This drawing conforms to JEDEC Solid State Outline MO-220. | | | | |
| 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components. | | | | |

8. QFP32 Package Specifications

8.1 QFP32 Package Dimensions




Figure 8.1. QFP32 Package Drawing

Table 8.1. QFP32 Package Dimensions

| Dimension | Min | Тур | Мах |
|-----------|----------|------|------|
| A | _ | — | 1.20 |
| A1 | 0.05 | — | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 |
| b | 0.30 | 0.37 | 0.45 |
| С | 0.09 | — | 0.20 |
| D | 9.00 BSC | | |
| D1 | 7.00 BSC | | |
| е | 0.80 BSC | | |
| E | 9.00 BSC | | |
| E1 | 7.00 BSC | | |
| L | 0.50 | 0.60 | 0.70 |

| Dimension | Min | Тур | Мах |
|-----------|------|------|-----|
| ааа | 0.20 | | |
| bbb | 0.20 | | |
| ССС | 0.10 | | |
| ddd | 0.20 | | |
| theta | 0° | 3.5° | 7° |
| Note: | | | |

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

10. QSOP24 Package Specifications

10.1 QSOP24 Package Dimensions




Figure 10.1. QSOP24 Package Drawing

Table 10.1. QSOP24 Package Dimensions

| Dimension | Min | Тур | Мах |
|-----------|-----------|-----|------|
| A | _ | — | 1.75 |
| A1 | 0.10 | — | 0.25 |
| b | 0.20 | _ | 0.30 |
| С | 0.10 | _ | 0.25 |
| D | 8.65 BSC | | |
| E | 6.00 BSC | | |
| E1 | 3.90 BSC | | |
| e | 0.635 BSC | | |
| L | 0.40 | _ | 1.27 |
| theta | 0° | — | 8° |

10.2 QSOP24 PCB Land Pattern




Figure 10.2. QSOP24 PCB Land Pattern Drawing

| Table 10.2. | QSOP24 PCB Land Pattern Dimensions |
|-------------|-------------------------------------------|
|-------------|-------------------------------------------|

| Dimension | Min | Мах | |
|-----------|-----------|------|--|
| С | 5.20 | 5.30 | |
| E | 0.635 BSC | | |
| X | 0.30 | 0.40 | |
| Y | 1.50 | 1.60 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This land pattern design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. Revision History


11.1 Revision 0.1

Initial release.

11.2 Revision 0.2

Added information on the bootloader to 3.10 Bootloader.

Updated some characterization TBD values.



Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com