



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18326-e-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
 - Configuration Words
 - Device ID
 - Revision ID
 - User ID
 - Program Flash Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM
- Data EEPROM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing
- NVMREG Access

4.1 **Program Memory Organization**

The enhanced mid-range core has a 15-bit program counter capable of addressing 32K x 14 program memory space. Table 4-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 4-1).

TABLE 4-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory Size (Words)	Last Program Memory Address
PIC16(L)F18326/18346	16384	3FFFh

5.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data memory are controlled independently. Internal access to the program memory is unaffected by any code protection setting.

5.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Self-write writing the program memory is dependent upon the write protection setting. See Section 5.4 "Write Protection" for more information.

5.3.2 DATA MEMORY PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit in the Configuration Words. When CPD = 0, external reads and writes of EEPROM memory are inhibited and a read will return all '0's. The CPU can continue to read and write EEPROM memory, regardless of the protection bit settings.

5.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as boot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

5.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 11.4.7 "NVMREG EEPROM, User ID, Device ID and Configuration Word Access"** for more information on accessing these memory locations. For more information on checksum calculation, see the *"PIC16(L)F183XX Memory Programming Specification"* (DS40001738).

5.6 Device ID and Revision ID

The 14-bit Device ID word is located at 8006h and the 14-bit Revision ID is located at 8005h. These locations are read-only and cannot be erased or modified. See **Section 11.4** "**NVMREG Access**" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

6.0 RESETS

There are multiple ways to reset this device:

- Power-On Reset (POR)
- Brown-Out Reset (BOR)
- Low-Power Brown-Out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- · Stack Overflow
- · Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 6-1.

FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



6.3 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) circuit provides alternative protection against Brown-out conditions. When VDD falls below the LPBOR threshold, the device is held in Reset. When this occurs, the BOR bit of the PCON0 register is cleared to indicate that a Brown-out Reset occurred. The BOR bit will be cleared when either the BOR or the LPBOR circuitry detects a BOR condition. The LPBOR feature can be used with or without BOR enabled.

When used while BOR is enabled, the LPBOR can be used as a secondary protection circuit in case the BOR circuit fails to detect the BOR condition. Additionally, when BOR is enabled except while in Sleep (BOREN<1:0> = 10), the LPBOR circuit will hold the device in Reset while VDD is lower than the LPBOR threshold, and will also re-arm the POR. (see Figure 35-11 for LPBOR Reset voltage levels).

When used without BOR enabled, the LPBOR circuit provides a single Reset trip point with the benefit of reduced current consumption.

6.3.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

6.3.1.1 LPBOR Module Output

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is OR'd together with the Reset signal of the BOR module to provide the generic BOR signal, which goes to the PCON register and to the power control block.

6.4 MCLR

The $\overline{\text{MCLR}}$ is an <u>optional</u> external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2).

 TABLE 6-2:
 MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
х	1	Enabled

6.4.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

6.4.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 12.2** "**PORTA Registers**" for more information.

6.5 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register as well as the RWDT bit in the PCON register, are changed to indicate the WDT Reset. See **Section 10.0 "Watchdog Timer (WDT)"** for more information.

6.6 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

6.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See **Section 4.4 "Stack**" for more information.

6.8 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a device Reset had just occurred.

6.9 Power-up Timer

The Power-up Timer provides a nominal 64 ms time-out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note *AN607*, *Power-up Trouble Shooting* (DS00607).

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	BCL1IE	TMR2IE	TMR1IE	
bit 7	-	•	·		•	-	bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'		
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7	TMR1GIE: Ti	mer1 Gate Inte	errupt Enable I	oit				
	1 = Enables t	he Timer1 gate	e acquisition in	nterrupt				
bit 6		the Timer I gat		Interrunt Enab	le hit			
bit 0	1 = Enables t	be ADC interru						
	0 = Disables	the ADC interre	upt					
bit 5	RCIE: EUSA	RT Receive Int	errupt Enable	bit				
	1 = Enables t	he EUSART re	ceive interrup	t				
	0 = Disables	the EUSART re	eceive interrup	ot				
bit 4	TXIE: EUSAF	RT Transmit Int	errupt Enable	bit				
	1 = Enables t 0 = Disables	he EUSART tra the EUSART tr	ansmit interrup ansmit interru	pt pt				
bit 3	SSP1IE: Syne	chronous Seria	I Port (MSSP) Interrupt Ena	ble bit			
	1 = Enables t 0 = Disables	he MSSP inter the MSSP inte	rupt rrupt					
bit 2	BCL1IE: MSS	SP1 Bus Collis	ion Interrupt E	nable bit				
	1 = MSSP bu	s collision inter	rupt enabled					
	0 = MSSP bu	is collision inter	rupt not enab	led				
bit 1	TMR2IE: TM	R2 to PR2 Match Interrupt Enable bit						
	1 = Enables t 0 = Disables	he Timer2 to P the Timer2 to F	R2 match inte R2 match inte	errupt errupt				
bit 0	TMR1IE: Tim	er1 Overflow Ir	nterrupt Enabl	e bit				
	1 = Enables t	he Timer1 ove	rflow interrupt					
	0 = Disables	the Timer1 ove	rflow interrupt	t				
Note: Bit	PEIE of the IN	TCON register	must be					
set	to enable any p	peripheral inter	rupt.					

REGISTER 8-3: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CWG2IE	CWG1IE	TMR5GIE	TMR5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared	HS = Hardw	are set		
bit 7	CWG2IE: CW 1 = CWG2 int 0 = CWG2 int	/G 2 Interrupt E terrupt enabled terrupt not ena	Enable bit bled				
bit 6	CWG1IE : CW 1 = CWG1 i 0 = CWG1 i	/G 1 Interrupt E nterrupt enable nterrupt not en	Enable bit ed abled				
bit 5	TMR5GIE: Til 1 = TMR5 Ga 0 = TMR5 Ga	mer5 Gate Inte ite interrupt is e ite interrupt is r	errupt Enable enabled not enabled	bit			
bit 4	TMR5IE: TMF 1 = TMR5 ove 0 = TMR5 ove	R5 Overflow In erflow interrupt erflow interrupt	terrupt Enable is enabled is not enable	e bit ed			
bit 3	CCP4IE: CCF 1 = CCP4 inte 0 = CCP4 inte	P4 Interrupt En errupt is enable errupt is not en	able bit ed abled				
bit 2	CCP3IE: CCF 1 = CCP3 inte 0 = CCP3 inte	D3 Interrupt En errupt is enable errupt is not en	able bit ed abled				
bit 1	CCP2IE: CCF 1 = CCP2 ir 0 = CCP2 ir	P2 Interrupt En Interrupt is enab Interrupt is not e	able bit led nabled				
bit 0	CCP1IE: CCF 1 = CCP1 ir 0 = CCP1 ir	P1 Interrupt En hterrupt is enab hterrupt is not e	able bit led nabled				
Note: B	it PEIE of the IN et to enable any p	TCON register	must be rupt.				

REGISTER 8-6: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4

aistor Dofinitions: Watchdog Control 400

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
—				WDTPS<4:0>	(1)		SWDTEN
oit 7							bit C
_egend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is un	changed	x = Bit is unk	nown	-m/n = Value	at POR and BC	OR/Value at all	other Resets
1' = Bit is se	et	'0' = Bit is cle	ared				
ait 7 C	Unimplem	nted: Dood oo '	0'				
			U mor Doriod S	alaat hita(1)			
JIL D- I	Bit Value =	Prescale Rate	mer Penou S	elect bits,			
	11111 = F	Reserved Result	s in minimum	interval (1:32)			
	•			(1.0 <u>2</u>)			
	•						
	• 10011 = F	Peserved Result	s in minimum	interval (1·32)			
	10011 - 1		5 11 11111111111111				
	10010 = 1	:8388608 (223) (Interval 256s	nominal)			
	10001 = 1	:4194304 (2 ²²) (Interval 128s	nominal)			
	01111 = 1	:1048576 (2 ²⁰) (Interval 32s n	iominal)			
	01110 = 1	:524288 (2 ¹⁹) (Ir	nterval 16s no	minal)			
	01101 = 1	:262144 (2 ¹⁸) (Ir	nterval 8s non	ninal)			
	01100 = 1 01011 = 1	:131072 (2) (If :65536 (Interval	2s nominal)	ninai) (Reset value)			
	01010 = 1	:32768 (Interval	1s nominal)				
	01001 = 1	:16384 (Interval	512 ms nomi	nal)			
	01000 = 1	:8192 (Interval 2	56 ms nomina	al)			
	00111 - 1 00110 = 1	:2048 (Interval 6	4 ms nominal				
	00101 = 1	:1024 (Interval 3	2 ms nominal)			
	00100 = 1	:512 (Interval 16	ms nominal)				
	00011 = 1	:256 (Interval 8)	ms nominal)				
	00010 = 1	:128 (Interval 4 I :64 (Interval 2 m	ns nominal)				
	00000 = 1	:32 (Interval 1 m	s nominal)				
oit 0	SWDTEN:	Software Enable	/Disable for W	/atchdog Timer	bit		
	If WDTE<1	: 0> = 1x:					
	This bit	t is ignored.					
	$\frac{ \text{IT VVDIE}<1 }{1 - 1}$	U > = 01:					
	0 = W	DT is turned off					
	If WDTE<1	:0> = 00:					

This bit is ignored.



11.0 NONVOLATILE MEMORY (NVM) CONTROL

NVM is separated into two types: Program Flash Memory and Data EEPROM.

NVM is accessible by using both the FSR and INDF registers, or through the NVMREG register interface.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

NVM can be protected in two ways; by either code protection or write protection.

Code protection (CP and CPD bits in Configuration Word 4) disables access, reading and writing, to both the Program Flash Memory and EEPROM via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be Reset by a device programmer performing a Bulk Erase to the device, clearing all nonvolatile memory, Configuration bits, and User IDs.

Write protection prohibits self-write and erase to a portion or all of the Program Flash Memory, as defined by the WRT<1:0> bits of Configuration Word 3. Write protection does not affect a device programmer's ability to read, write, or erase the device.

11.1 Program Flash Memory

Program Flash Memory consists of 16,384 14-bit words as user memory, with additional words for User ID information, Configuration Words, and interrupt vectors. Program Flash Memory provides storage locations for:

- User program instructions
- User defined data

Program Flash Memory data can be read and/or written to through:

- CPU instruction fetch (read-only)
- FSR/INDF indirect access (read-only) (Section 11.3 "FSR and INDF Access")
- NVMREG access (Section 11.4 "NVMREG Access"
- In-Circuit Serial Programming[™] (ICSP[™])

Read operations return a single word of memory. When write and erase operations are done on a row basis, the row size is defined in Table 11-1. Program Flash Memory will erase to a logic '1' and program to a logic '0'.

TABLE 11-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)
PIC16(L)F18326	22	20
PIC16(L)F18346	52	52

It is important to understand the Program Flash Memory structure for erase and programming operations. Program Flash Memory is arranged in rows. A row consists of 32 14-bit program memory words. A row is the minimum size that can be erased by user software.

All or a portion of a row can be programmed. Data to be written into the program memory row is written to 14-bit wide data write latches. These latches are not directly accessible to the user, but may be loaded via sequential writes to the NVMDATH:NVMDATL register pair.

Note:	To modify only a portion of a previously
	programmed row, then the contents of the
	entire row must be read and saved in
	RAM prior to the erase. Then, the new
	data and retained data can be written into
	the write latches to reprogram the row of
	Program Flash Memory. Any
	unprogrammed locations can be written
	without first erasing the row. In this case,
	it is not necessary to save and rewrite the
	other previously programmed locations

11.1.1 PROGRAM MEMORY VOLTAGES

The Program Flash Memory is readable and writable during normal operation over the full VDD range.

11.1.1.1 Programming Externally

The program memory cell and control logic support write and Bulk Erase operations down to the minimum device operating voltage.

11.1.1.2 Self-Programming

The program memory cell and control logic will support write and row erase operations across the entire VDD range. Bulk Erase is not supported when self-programming.

18.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Programmable input selection
 - Selectable voltage reference
- Programmable output polarity
- Rising/falling output edge interrupts
- · Wake-up from Sleep
- CWG Auto-shutdown source

18.1 Comparator Overview

A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

The comparators available for this device are located in Table 18-1.

TABLE 18-1: AVAILABLE COMPARATORS

Device	C1	C2
PIC16(L)F18326	•	•
PIC16(L)F18346	٠	•

FIGURE 18-1:

SINGLE COMPARATOR



REGISTER IG	5-5. CIVIOU		ATOK OUTF		.N		
U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
—	_	_	_	_	—	MC2OUT	MC10UT
bit 7							bit

REGISTER 18-3 CMOUT COMPARATOR OUTPUT REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

bit 1 MC2OUT: Mirror Copy of C2OUT bit

bit 0 MC10UT: Mirror Copy of C10UT bit

SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE **TABLE 18-3**:

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	144
ANSELB ⁽¹⁾	ANSB7	ANSB6	ANSB5	ANSB4	_	—	—	—	150
ANSELC	ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	157
TRISA	—	_	TRISA5	TRISA4	_	TRISA2	TRISA1	TRISA0	143
TRISB ⁽¹⁾	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	149
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	155
CMxCON0	CxON	CxOUT	—	CxPOL	—	CxSP	CxHYS	CxSYNC	190
CMxCON1	CxINTP	CxINTN		CxPCH<2:0> CxNCH<2:0>					191
CMOUT	—	—	—	—	—	—	MC2OUT	MC1OUT	192
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADF\	/R<1:0>	180
DACCON0	DAC1EN	—	DAC10E	—	DAC1PS	SS<1:0>	—	DAC1NSS	263
DACCON1	—	—	—			DAC1R<4:0	>		264
INTCON	GIE	PEIE	—	_	—	—	—	INTEDG	100
PIE2	TMR6IE	C2IE	C1IE	NVMIE	SSP2IE	BLC2IE	TMR4IE	NCO1IE	103
PIR2	TMR6IF	C2IF	C1IF	NVMIF	SSP2IF	BLC2IF	TMR4IF	NCO1IF	108
CLCINxPPS	—	—	—		С	LCINxPPS<4	:0>		162
MDMINPPS	—	—	—	MDMINPPS<4:0>					162
T1GPPS	—	—	—			T1GPPS<4:0	>		162
CWGxAS1	—	—	—	AS4E	AS3E	AS2E	AS1E	AS0E	218

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PIC16(L)F18346 only.

bit 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG3D4T: O	Gate 2 Data 4 1	rue (non-inve	rted) bit			
	1 = CLCIN3 ((true) is gated i	nto CLCx Gate	e 2			
	0 = CLCIN3	(true) is not gat	ed into CLCX	Gate 2			
bit 6	LCxG3D4N: (Gate 2 Data 4	Negated (Invel	rted) bit			
	1 = CLCIN3 (0 = CLCIN3 ((inverted) is ga	t gated into CLCX	Cx Gate 2			
bit 5	LCxG3D3T: 0	Gate 2 Data 3 1	rue (non-inve	rted) bit			
	1 = CLCIN2 (1 = CLCIN2 (true) is gated into CLCx Gate 2					
	0 = CLCIN2 (true) is not gated into CLCx Gate 2						
bit 4	LCxG3D3N: Gate 2 Data 3 Negated (inverted) bit						
	1 = CLCIN2 (inverted) is gated into CLCx Gate 2						
	0 = CLCIN2 (inverted) is not gated into CLCx Gate 2						
bit 3	LCXG3D21: Gate 2 Data 2 True (non-inverted) bit						
	1 = GLGIN1 (true) is gated into GLGx Gate 2 0 = GLGIN1 (true) is not gated into GLGx Gate 2						
bit 2 LCxG3D2N: Gate 2 Data 2 Negated (inverted) bit							
5112	1 = CLCIN1 (inverted) is gated into CLCx Gate 2						
	0 = CLCIN1 (inverted) is not gated into CLCx Gate 2						
bit 1	LCxG3D1T: G	1T: Gate 2 Data 1 True (non-inverted) bit					
	1 = CLCIN0 (= CLCIN0 (true) is gated into CLCx Gate 2					
	0 = CLCIN0 ((true) is not gat	ed into CLCx	Gate 2			
bit 0	LCxG3D1N: (Gate 2 Data 1	Negated (inver	rted) bit			
	\perp = CLCINU (INVERTED) IS GATED INTO CLCX GATE 2 α = CLCIND (inverted) is not gated into CLCX Gate 2						

REGISTER 21-9: CLCxGLS2: GATE 2 LOGIC SELECT REGISTER

22.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the ADCRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine (ISR).

22.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 22-3 shows the two output formats.

FIGURE 22-3: 10-BIT ADC CONVERSION RESULT FORMAT



23.0 NUMERICALLY CONTROLLED OSCILLATOR (NCO1) MODULE

The Numerically Controlled Oscillator (NCO1) module is a timer that uses the overflow from the addition of an increment value to divide the input frequency. The advantage of the addition method over simple counter-driven timer is that the output frequency resolution does not vary with the divider value. The NCO1 is most useful for applications that require frequency accuracy and fine resolution at a fixed duty cycle.

Features of the NCO1 include:

- 20-bit increment function
- Fixed Duty Cycle (FDC) mode
- Pulse Frequency (PF) mode
- Output pulse-width control
- Multiple clock input sources
- Output polarity control
- Interrupt capability

Figure 23-1 is a simplified block diagram of the NCO1 module.

PIC16(L)F18326/18346

The $\mathsf{I}^2\mathsf{C}$ interface supports the following modes and features:

- · Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited multi-master support
- 7-bit and 10-bit addressing
- Start and Stop interrupts
- Interrupt masking
- Clock stretching
- Bus collision detection
- · General call address matching
- Address masking
- Selectable SDA hold times

Figure 30-2 is a block diagram of the I^2C interface module in Master mode. Figure 30-3 is a diagram of the I^2C interface module in Slave mode.

FIGURE 30-2: MSSP BLOCK DIAGRAM (I²C MASTER MODE)



30.5.8 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the $I^{2}C$ protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically ACK the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with

the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 30-24 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the eighth falling edge of SCL. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.

FIGURE 30-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE



30.5.9 SSP MASK REGISTER

An SSP Mask (SPPxMSK) register (Register 30-5) is available in I²C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

31.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART1 for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TX1STA register configures the device for synchronous operation. Clearing the CSRC bit of the TX1STA register configures the device as a slave. Clearing the SREN and CREN bits of the RC1STA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RC1STA register enables the EUSART1.

31.4.2.1 EUSART1 Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 31.4.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode.

If two words are written to the TX1REG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TX1REG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TX1REG register will transfer the second character to the TSR and the TXIF bit will now be set.
- 5. If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.

31.4.2.2 Synchronous Slave Transmission Setup

- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TX1REG register.

31.4.2.3 EUSART1 Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 31.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never idle
- · SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RC1REG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

31.4.2.4 Synchronous Slave Reception Setup

- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RC1STA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RC1REG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART1.

PIC16(L)F18326/18346

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC<10:0>, \\ (PCLATH<6:3>) \rightarrow PC<14:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.

CLRWDT	Clear Watchdog Timer		
Syntax:	[label] CLRWDT		
Operands:	None		
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$		
Status Affected:	TO, PD		
Description:	$\tt CLRWDT$ instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits \overline{TO} and \overline{PD} are set.		

CALLW	Subroutine Call With W
Syntax:	[label] CALLW
Operands:	None
Operation:	(PC) +1 \rightarrow TOS, (W) \rightarrow PC<7:0>, (PCLATH<6:0>) \rightarrow PC<14:8>
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation: $(\overline{f}) \rightarrow (destination)$	
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f	
Syntax:	[label] CLRF f	
Operands:	$0 \leq f \leq 127$	
Operation:	$\begin{array}{l} \text{O0h} \rightarrow (\text{f}) \\ 1 \rightarrow \text{Z} \end{array}$	
Status Affected:	Z	
Description:	The contents of register 'f' are cleared and the Z bit is set.	

DECF	Decrement f
Syntax:	[<i>label</i>] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is ' $^{\circ}$ ', the result is stored in the W register. If 'd' is ' 1 ', the result is stored back in register 'f'.

CLRW	Clear W [label] CLRW		
Syntax:			
Operands:	None		
Operation:	$00h \rightarrow (W)$ 1 $\rightarrow Z$		
Status Affected:	Z		
Description:	W register is cleared. Zero bit (Z) is set.		

PIC16(L)F18326/18346

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \mbox{00h} \rightarrow \mbox{WDT}, \\ \mbox{0} \rightarrow \mbox{WDT} \mbox{ prescaler}, \\ \mbox{1} \rightarrow \mbox{TO}, \\ \mbox{0} \rightarrow \mbox{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, PD is cleared. Time-out Status bit, TO is set. Watchdog Timer and its prescaler are cleared. See Section 9.2 "Sleep Mode" for more information.

SUBWF	Subtract W from f		
Syntax:	[label] SL	JBWF f,d	
Operands:	$0 \le f \le 127$ d $\in [0,1]$		
Operation:	(f) - (W) \rightarrow (d	lestination)	
Status Affected:	C, DC, Z		
Description: Subtract (2's register from result is store register. If 'd' back in regist		complement method) W register 'f'. If 'd' is '0', the ed in the W is '1', the result is stored ter 'f.	
	C = 0	W > f	
	C = 1	$W \leq f$	
	DC = 0	W<3:0> > f<3:0>	

	DC = 0	W<3:0> > f<3:0>
	DC = 1	W<3:0> ≤ f<3:0>
SUBWFB	Subtract	W from f with Borrow
Syntax:	SUBWFB	f {,d}
Operands:	$0 \le f \le 127$ d $\in [0,1]$	7

Syntax:	SUBVVFB T{,0}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

SUBLW	Subtract W from literal	
Syntax:	[<i>label</i>] SUBLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	$k - (W) \to (W)$	
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register.	
	C = 0 W > k	

egister.	· · · · · · · · · · · · · · · · · · ·	
C = 0	W > k	
C = 1	$W \leq k$	
DC = 0	W<3:0> > k<3:0>	
DC = 1	$W<3:0> \le k<3:0>$	

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.



37.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] X IDE Software
 - MPLAB Xpress IDE Software
 - Microchip Code Configurator (MCC)
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

37.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- Simultaneous debugging sessions
- File History and Bug Tracking:
- · Local file history feature
- Built-in support for Bugzilla issue tracker