

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 17x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18346t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



PIC16(L)F18326/18346

7.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (ECH, ECM, ECL mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes).

There is also a secondary oscillator block which is optimized for a 32.768 kHz external clock source, which can be used as an alternate clock source.

There are two internal oscillator blocks:

- HFINTOSC
- LFINTOSC

The HFINTOSC can produce clock frequencies from 1-16 MHz. The LFINTOSC generates a 31 kHz clock frequency.

There is a PLL that can be used by the external oscillator. See **Section 7.2.1.4 "4x PLL"** for more details. Additionally, there is a PLL that can be used by the HFINTOSC at certain frequencies. See **Section 7.2.2.2 "2x PLL"** for more details.

7.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the NOSC<2:0> and NDIV<3:0> bits in the OSCCON1 register to switch the system clock source.

See **Section 7.3 "Clock Switching"** for more information.

7.2.1.1 EC Mode


The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 7-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Words:

- ECH High power, <= 32 MHz
- ECM Medium power, <= 8 MHz
- ECL Low power, <= 0.1 MHz

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 7-2: EXTERNAL CLOCK (EC) MODE OPERATION



11.5 Register Definitions: Program Flash Memory Control REGISTER 11-1: NVMDATL: NONVOLATILE MEMORY DATA LOW BYTE REGISTER

					LON DITE	ILE OIO I EIL	
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			NVME)AT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			it	U = Unimplemented bit, read as '0'			
u = Bit is unchar	nged	x = Bit is unkno	wn	-n/n = Value a	t POR and BOR/	Value at all other	Resets
'1' = Bit is set		'0' = Bit is clear	ed				

bit 7-0

NVMDAT<7:0>: Read/Write Value for Least Significant bits of Program Memory

REGISTER 11-2: NVMDATH: NONVOLATILE MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—			NVMDA	AT<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0	NVMDAT<13:8>: Read/Write Value for Most Significant bits of Program Memory ⁽¹⁾
	it in bit i total tinto talao for moot orgimoant bit of thogram monory

Note 1: This byte is ignored when writing to EEPROM.

REGISTER 11-3: NVMADRL: NONVOLATILE MEMORY ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	NVMADR<7:0>						
bit 7	bit 7 bit 0						

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

NVMADR<7:0>: Specifies the Least Significant bits for Program Memory Address

REGISTER 11-4: NVMADRH: NONVOLATILE MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_				NVMADR<14:8	}>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 NVMADR<14:8>: Specifies the Most Significant bits for Program Memory Address

U-0	U-0	R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
_	—	SLRA5	SLRA4		SLRA2	SLRA1	SLRA0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimpler	mented bit, read	as '0'		
u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared							
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-4							
		lews at maxim					
bit 3	it 3 Unimplemented: Read as '0'						
bit 2-0	For RA<2:0> 1 = Port pin s	SLRA<2:0>: PORTA Slew Rate Enable bits For RA<2:0> pins, respectively 1 = Port pin slew rate is limited 0 = Port pin slews at maximum rate					

REGISTER 12-7: SLRCONA: PORTA SLEW RATE CONTROL REGISTER

REGISTER 12-8: INLVLA: PORTA INPUT LEVEL CONTROL REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 INLVLA<5:0>: PORTA Input Level Select bits

For RA<5:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	
bit 7		·					bit	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all	other Resets	
'1' = Bit is set	'0' = Bit is cleared		ared					
bit 7-6								
	1 = Analog input. Pin is assigned as analog input ⁽²⁾ . Digital input buffer disabled.							

REGISTER 12-20: ANSELC: PORTC ANALOG SELECT REGISTER

- 0 = Digital I/O. Pin is assigned to port or digital special function.
- **ANSC<5:0>**: Analog Select between Analog or Digital Function on pins RC<5:0>, respectively 1 = Analog input. Pin is assigned as analog input⁽²⁾. Digital input buffer disabled. bit 5-0

 - 0 = Digital I/O. Pin is assigned to port or digital special function.
- Note 1: PIC16(L)F18346 only; otherwise read as '0'.
 - 2: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 12-21: WPUC: WEAK PULL-UP PORTC REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WPUC7 ⁽¹⁾	WPUC6 ⁽¹⁾	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
bit 7	•			•			bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	WPUC<7:6> ⁽¹⁾ : Weak Pull-up Register bits ⁽²⁾ 1 = Pull-up enabled 0 = Pull-up disabled
bit 5-0	WPUC<5:0>: Weak Pull-up Register bits ⁽²⁾ 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: PIC16(L)F18346 only; otherwise read as '0'.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

20.11 Register Definitions: CWG Control

R/W/HC-0/0 LD ⁽¹⁾ it nged EN: CWGx E	U-0 — W = Writable I x = Bit is unkn '0' = Bit is clea	iown			R/W-0/0 MODE<2:0> d as '0' DR/Value at all o	R/W-0/0 bit 0
it nged EN: CWGx E	x = Bit is unkn '0' = Bit is clea	iown	-n/n = Value a	at POR and BC	d as '0'	
nged	x = Bit is unkn '0' = Bit is clea	iown	-n/n = Value a	at POR and BC		
nged	x = Bit is unkn '0' = Bit is clea	iown	-n/n = Value a	at POR and BC		ther Resets
nged	x = Bit is unkn '0' = Bit is clea	iown	-n/n = Value a	at POR and BC		ther Resets
EN: CWGx E	'0' = Bit is clea				R/Value at all o	ther Resets
		ared	HS/HC = Bit			
	nable bit			is set/cleared b	y hardware	
1 = CWGX is 0 = CWGX is	enabled					
 LD: CWG Load Buffers bit⁽¹⁾ 1 = Dead-band count buffers to be loaded on CWG data rising edge following first falling edge after this bit is set. 0 = Buffers remain unchanged 						
Unimplemen	ted: Read as 'o)'				
111 = Reser 110 = Reser 101 = CWG 100 = CWG 011 = CWG 010 = CWG	ved ved outputs operate outputs operate outputs operate outputs operate outputs operate	e in Push-Pull e in Half-Bridg e in Reverse f e in Forward f e in Synchron	ge mode Full-Bridge mod Full-Bridge mod lous Steering m	de node		
	MODE<2:0>: 111 = Reser 100 = Reser 101 = CWG 100 = CWG 111 = CWG 100 = CWG 100 = CWG	MODE<2:0>: CWGx Mode b 111 = Reserved 100 = Reserved 101 = CWG outputs operate 100 = CWG outputs operate 101 = CWG outputs operate 100 = CWG outputs operate 100 = CWG outputs operate 100 = CWG outputs operate	MODE<2:0>: CWGx Mode bits 111 = Reserved 100 = Reserved 101 = CWG outputs operate in Push-Pul 100 = CWG outputs operate in Half-Bridg 111 = CWG outputs operate in Reverse 101 = CWG outputs operate in Forward I 101 = CWG outputs operate in Synchron 100 = CWG outputs operate in Asynchron	MODE<2:0>: CWGx Mode bits 111 = Reserved 100 = Reserved 101 = CWG outputs operate in Push-Pull mode 100 = CWG outputs operate in Half-Bridge mode 111 = CWG outputs operate in Reverse Full-Bridge mode 102 = CWG outputs operate in Forward Full-Bridge mode 103 = CWG outputs operate in Synchronous Steering mode 104 = CWG outputs operate in Asynchronous Steering mode 105 = CWG outputs operate in Asynchronous Steering mode 106 = CWG outputs operate in Asynchronous Steering mode 107 = CWG outputs operate in Asynchronous Steering mode 108 = CWG outputs operate in Asynchronous Steering mode 109 = CWG outputs operate in Asynchronous Steering mode 100 = CWG outputs operate in Asynchronous Steering	MODE<2:0>: CWGx Mode bits 111 = Reserved 100 = Reserved 101 = CWG outputs operate in Push-Pull mode 100 = CWG outputs operate in Half-Bridge mode 111 = CWG outputs operate in Reverse Full-Bridge mode 102 = CWG outputs operate in Forward Full-Bridge mode 103 = CWG outputs operate in Synchronous Steering mode 104 = CWG outputs operate in Asynchronous Steering mode 105 = CWG outputs operate in Asynchronous Steering mode	MODE<2:0>: CWGx Mode bits 11 = Reserved 10 = Reserved 01 = CWG outputs operate in Push-Pull mode 00 = CWG outputs operate in Half-Bridge mode 011 = CWG outputs operate in Reverse Full-Bridge mode 011 = CWG outputs operate in Reverse Full-Bridge mode 010 = CWG outputs operate in Forward Full-Bridge mode 010 = CWG outputs operate in Synchronous Steering mode

REGISTER 20-1: CWGxCON0: CWGx CONTROL REGISTER 0

Note 1: This bit can only be set after EN = 1; it cannot be set in the same cycle when EN is set.

	20-2. 000						
U-0	U-0	R-x	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	IN	—	POLD	POLC	POLB	POLA
bit 7						·	bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is une	changed	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is se	et	'0' = Bit is cle	eared	q = Value de	pends on condit	ion	
bit 7-6	Unimplem	ented: Read as	'0'				
bit 5	IN: CWGx	Data Input Signa	ll (read-only)				
bit 4	Unimplem	Unimplemented: Read as '0'					
bit 3	POLD: WG	SxD Output Polar	ity bit				
	•	output is inverted					
	•	output is normal					
bit 2	POLC: WGxC Output Polarity bit						
	1 = Signal output is inverted polarity						
1.11 A	•	output is normal					
bit 1		POLB: WGxB Output Polarity bit					
	1 = Signal output is inverted polarity 0 = Signal output is normal polarity						
bit 0	0	SxA Output Polar	. ,				
			5				
	 1 = Signal output is inverted polarity 0 = Signal output is normal polarity 						

REGISTER 20-2: CWGxCON1: CWGx CONTROL REGISTER 1

REGISTER 20-3: CWGxCLKCON: CWGx CLOCK INPUT SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
—	_	_	_	—	—	_	CS
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-1 Unimplemented: Read as '0'

CS: CWG Clock Source Selection Select bits

WGCLK	Clock Source
0	Fosc
1	HFINTOSC (remains operating during Sleep)

bit 0

REGISTER 2		A31. CWG A			NOL NEGIST			
U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
_	—	—	AS4E	AS3E	AS2E	AS1E	AS0E	
bit 7						•	bit C	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
u = Bit is unch	anged	x = Bit is unkr	Iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared	q = Value de	pends on condit	ion		
bit 7-5	Unimplemen	ted: Read as ')'					
bit 4	AS4E: CWG	Auto-Shutdowr	n Source 4 (CL	.C4) Enable bit	I			
	1 = Auto-shutdown for CLC4 is enabled							
		utdown for CLC						
bit 3		Auto-Shutdowr	(,	:			
		utdown from Cl utdown from Cl		-				
bit 2		Auto-Shutdowr		-				
		utdown from Co	``	/				
		utdown from Co						
bit 1	AS1E: CWG Auto-Shutdown Source 1 (C1) Enable bit							
1 = Auto-shutdown from Comparator 1 is enabled								
bit 0		Auto-Shutdowr	•	,	ole bit			
 Auto-shutdown from CWGxPPS is enabled Auto-shutdown from CWGxPPS is disabled 								
	0 = Auto-shi		NGXFP3 IS UI	Sableu				

REGISTER 20-7: CWGxAS1: CWG AUTO-SHUTDOWN CONTROL REGISTER 1

REGISTER 20-8: CWGxDBR: CWGx RISING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	_			DBR	<5:0>		
bit 7	•						bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

ADC Clock P	eriod (TAD)	Device Frequency (Fosc)							
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz 16 MHz		8 MHz	4 MHz	1 MHz		
Fosc/2	000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs		
Fosc/4	100	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs		
Fosc/8	001	0.5 μs ⁽²⁾	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾		
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾		
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽²⁾		
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽²⁾	64.0 μs ⁽²⁾		
ADCRC	x11	1.0-6.0 μs ^(1,4)							

TABLE 22-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.


Note 1: See TAD parameter for ADCRC source typical TAD value.

2: These values violate the required TAD time.

3: Outside the recommended TAD time.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the ADCRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 22-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



PIC16(L)F18326/18346





FIGURE 24-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM





25.0 DATA SIGNAL MODULATOR (DSM) MODULE

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal.

Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 25-1 shows a simplified block diagram of the Data Signal Modulator peripheral.

26.0 TIMER0 MODULE

The Timer0 module is an 8/16-bit timer/counter with the following features:

- 16-bit timer/counter
- 8-bit timer/counter with programmable period
- Synchronous or asynchronous operation
- · Selectable clock sources
- Programmable prescaler (independent of Watchdog Timer)
- · Programmable postscaler
- Operation during Sleep mode
- · Interrupt on match or overflow
- Output on I/O pin (via PPS) or to other peripherals

26.1 Timer0 Operation

Timer0 can operate as either an 8-bit timer/counter or a 16-bit timer/counter. The mode is selected with the T016BIT bit of the T0CON register.

When used with an FOSC/4 clock source, the module is a timer and increments on every instruction cycle. When used with any other clock source, the module can be used as either a timer or a counter and increments on every rising edge of the external source.

26.1.1 16-BIT MODE

In normal operation, TMR0 increments on the rising edge of the clock source. A 15-bit prescaler on the clock input gives several prescale options (see prescaler control bits, T0CKPS<3:0> in the T0CON1 register).

26.1.1.1 Timer0 Reads and Writes in 16-bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0, which is neither directly readable nor writable (see Figure 26-1). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte was valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

26.1.2 8-BIT MODE

In normal operation, TMR0 increments on the rising edge of the clock source. A 15-bit prescaler on the clock input gives several prescale options (see prescaler control bits, T0CKPS<3:0> in the T0CON1 register).

In 8-bit mode, TMR0H no longer functions as the Timer0 high byte, but instead functions as the Period Register (PR). The value of TMR0L is compared to that of TMR0H on each clock cycle. When the two values match, the following events happen:

- TMR0_out goes high for one prescaled clock period
- TMR0L is reset
- The contents of TMR0H are copied to the period buffer

In 8-bit mode, the TMR0L and TMR0H registers are both directly readable and writable. The TMR0L register is cleared on any device Reset, while the TMR0H register initializes at FFh.

Both the prescaler and postscaler counters are cleared on the following events:

- A write to the TMR0L register
- A write to either the T0CON0 or T0CON1 registers.
- Any device Reset Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset (BOR)

26.1.3 COUNTER MODE

In Counter mode, the prescaler is normally disabled by setting the T0CKPS bits of the T0CON1 register to '0000'. Each rising edge of the clock input (or the output of the prescaler if the prescaler is used) increments the counter by '1'.

26.1.4 TIMER MODE


In Timer mode, the Timer0 module will increment every instruction cycle as long as there is a valid clock signal and the T0CKPS bits of the T0CON1 register (Register 26-4) are set to '0000'. When a prescaler is added, the timer will increment at the rate based on the prescaler value.

26.1.5 ASYNCHRONOUS MODE

When the TOASYNC bit of the TOCON1 register is set (TOASYNC = 1), the counter increments with each rising edge of the input source (or output of the prescaler, if used). Asynchronous mode allows the counter to continue operation during Sleep mode provided that the clock also continues to operate during Sleep.

PIC16(L)F18326/18346





R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
ACKTIM ⁽³⁾	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN				
oit 7	L			,I			bit				
_egend:											
R = Readab	le bit	W = Writable	l as '0'								
u = Bit is und	changed	x = Bit is unk	ther Resets								
1' = Bit is se	et	'0' = Bit is cleared									
bit 7		knowledge Tim		• ·							
		1 = Indicates the I^2C bus is in an Acknowledge sequence, set on eighth falling edge of SCL clock 0 = Not an Acknowledge sequence, cleared on ninth rising edge of SCL clock									
bit 6		Condition Interr	•		• •	CIOCK					
JILO		nterrupt on dete	•)						
		ection interrupt									
bit 5	SCIE: Start (Condition Interr	upt Enable bit (I ² C mode only	')						
		SCIE : Start Condition Interrupt Enable bit (I ² C mode only) 1 = Enable interrupt on detection of Start or Restart conditions									
		0 = Start detection interrupts are disabled ⁽²⁾									
bit 4		er Overwrite En	able bit								
		In SPI Slave mode: ⁽¹⁾									
	 1 = SPPxBUF updates every time that a new data byte is shifted in ignoring the BF bit 0 = If new byte is received with BF bit of the SSPSTAT register already set, SSPOV bit of the 										
	0 = If new byte is received with BF bit of the SSPSTAT register already set, SSPOV bit of the SSPCON1 register is set, and the buffer is not updated										
	In I ² C Master mode and SPI Master mode:										
		This bit is ignored.									
	In I ² C Slave										
		PxBUF is update of the SSPOV			r a received ad	dress/data byte	e, ignoring tr				
		PxBUF is only u									
bit 3		A Hold Time Se	-								
		1 = Minimum of 300 ns hold time on SDA after the falling edge of SCL									
	0 = Minimum	0 = Minimum of 100 ns hold time on SDA after the falling edge of SCL									
bit 2	SBCDE: Sla	ive Mode Bus C	Collision Detect	Enable bit (I ² C	C Slave mode o	only)					
	If, on the rising edge of SCL, SDA is sampled low when the module is outputting a high state, the										
	BCL1IF bit o	of the PIR1 regis	ster is set, and	bus goes idle							
	1 = Enable slave bus collision interrupts										
L:1 4	 0 = Slave bus collision interrupts are disabled AHEN: Address Hold Enable bit (I²C Slave mode only) 										
bit 1				• ·		- dalar hustau (
		1 = Following the eighth falling edge of SCL for a matching received address byte; CKP bit of the SSPCON1 register will be cleared and the SCL will be held low.									
	SSPCON1 register will be cleared and the SCL will be held low. 0 = Address holding is disabled										
bit 0	DHEN: Data Hold Enable bit (I ² C Slave mode only)										
		1 = Following the eighth falling edge of SCL for a received data byte; slave hardware clears the CKF									
		bit of the SSPCON1 register and SCL is held low.									
	0 = Data hol	ding is disabled	ł								
Note 1: F	or daisy-chained	SPI operation:	allows the use	r to ignore all b	out the last rece	ived byte. SSP	OV is still se				
	hen a new byte										
S	PPxBUF.										
	his bit has no ef			-		is explicitly liste	d as enable				
3· T	he ACKTIM Stat	hua hitia anhua.	.e		TENT IS A 19 YO 19						

3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

31.1 EUSART1 Asynchronous Mode

The EUSART1 transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH Mark state which represents a '1' data bit, and a VoL Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 31-3 for examples of baud rate configurations.

The EUSART1 transmits and receives the LSb first. The EUSART1's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

31.1.1 EUSART1 ASYNCHRONOUS TRANSMITTER

The EUSART1 transmitter block diagram is shown in Figure 31-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TX1REG register.

31.1.1.1 Enabling the Transmitter

The EUSART1 transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART1 control bits are assumed to be in their default state.

Setting the TXEN bit of the TX1STA register enables the transmitter circuitry of the EUSART1. Clearing the SYNC bit of the TX1STA register configures the EUSART1 for asynchronous operation. Setting the SPEN bit of the RC1STA register enables the EUSART1 and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

31.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TX1REG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TX1REG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TX1REG until the Stop bit of the previous character has been transmitted. The pending character in the TX1REG is then transferred to the TSR in one TcY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TX1REG.

31.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUD1CON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See Section 31.4.1.2 "Clock Polarity".

31.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART1 transmitter is enabled and no character is being held for transmission in the TX1REG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TX1REG. The TXIF flag bit is not cleared immediately upon writing TX1REG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TX1REG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TX1REG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TX1REG.

31.3.1 AUTO-BAUD DETECT

The EUSART1 module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUD1CON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART1 state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Figure 31-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SP1BRGH, SP1BRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RC1REG needs to be read to clear the RCIF interrupt. RC1REG content should be discarded. When calibrating for modes that do not use the SP1BRGH register the user can verify that the SP1BRGL register did not overflow by checking for 00h in the SP1BRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 31-1. During ABD, both the SP1BRGH and SP1BRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SP1BRGH and SP1BRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 31.3.3 "Auto-Wake-up on Break").

2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART1 baud rates are not possible.

3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SP1BRGH:SP1BRGL register pair.

TABLE 31-1: BRG COUNTER CLOCK RATE	TABLE 31-1:	BRG COUNTER CLOCK RATES
------------------------------------	-------------	--------------------------------

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SP1BRGL and SP1BRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.




FIGURE 31-6: AUTOMATIC BAUD RATE CALIBRATION

31.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note:	If the device is configured as a slave and
	the TX/CK function is on an analog pin, the
	corresponding ANSEL bit must be cleared.

31.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RC1REG is read to access the FIFO. When this happens the OERR bit of the RC1STA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the Overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RC1REG. If the overrun occurred when the CREN bit is set then the Error condition is cleared by elearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART1.

31.4.1.8 Receiving 9-bit Characters

The EUSART1 supports 9-bit character reception. When the RX9 bit of the RC1STA register is set the EUSART1 will shift nine bits into the RSR for each character received. The RX9D bit of the RC1STA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RC1REG.

31.4.1.9 Synchronous Master Reception Setup

- 1. Initialize the SP1BRGH, SP1BRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RC1STA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RC1REG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART1.

RX/DT	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7	
TX/CK pin (SCKP = 0)		
TX/CK pin (SCKP = 1) Write to		
SREN bit		
CREN bit		·0'
RCIF bit (Interrupt) ————		
Read RC1REG		
Note: Timing dia	agram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.	

FIGURE 31-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

	nonic,	Description	Overla	14-bit Opcode				Status	Notes
	rands	Description	Cycles	MSb			LSb	Affected	Note
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C. Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	-
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00			ffff	Z	2
	,				0011				
INCF	f, d	Increment f	1	00	1010	dfff		Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100		ffff		2
MOVF	f, d	Move f	1	00	1000		ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110		ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
	., a	BYTE ORIENTED			0110			-	1-
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
INCF32	., œ								-, =
		BIT-ORIENTED FILE F		r	1				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
				NC					
		BIT-ORIENTED S	SKIP OPERATIO	113					
BTFSC	f, b	BIT-ORIENTED S	1 (2)	01	10bb	bfff	ffff		1, 2
	f, b f, b			1			ffff ffff		1, 2 1, 2
		Bit Test f, Skip if Clear Bit Test f, Skip if Set	1 (2)	01					
BTFSS		Bit Test f, Skip if Clear Bit Test f, Skip if Set	1 (2) 1 (2)	01			ffff	C, DC, Z	
BTFSC BTFSS ADDLW ANDLW	f, b	Bit Test f, Skip if Clear Bit Test f, Skip if Set	1 (2) 1 (2) DPERATIONS	01 01	11bb	bfff	ffff kkkk	C, DC, Z Z	
BTFSS ADDLW ANDLW	f, b k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL C Add literal and W	1 (2) 1 (2) DPERATIONS 1	01 01 11	11bb 1110 1001	bfff kkkk kkkk	ffff kkkk kkkk		
ADDLW ANDLW IORLW	f, b k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL (Add literal and W AND literal with W Inclusive OR literal with W	1 (2) 1 (2) DPERATIONS 1 1 1 1	01 01 11 11 11	11bb 1110 1001 1000	bfff kkkk kkkk kkkk	ffff kkkk kkkk kkkk	Z	
ADDLW ANDLW IORLW MOVLB	f, b k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL (Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR	1 (2) 1 (2) DPERATIONS 1 1 1 1 1	01 01 11 11 11 00	11bb 1110 1001 1000 0000	bfff kkkk kkkk kkkk 001k	ffff kkkk kkkk kkkk kkkk	Z	
BTFSS ADDLW ANDLW IORLW MOVLB MOVLP	f, b k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL (Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1	01 01 11 11 11 00 11	11bb 1110 1001 1000 0000 0001	bfff kkkk kkkk kkkk 001k 1kkk	ffff kkkk kkkk kkkk kkkk kkkk	Z	
ADDLW ANDLW IORLW MOVLB MOVLP MOVLW	f, b k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL (Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1	01 01 11 11 11 00 11 11	11bb 1110 1001 1000 0000 0001 0000	bfff kkkk kkkk kkkk 001k 1kkk kkkk	ffff kkkk kkkk kkkk kkkk kkkk kkkk	Z Z	
ADDLW ANDLW IORLW MOVLB MOVLP MOVLW SUBLW	f, b k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL (Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 1	01 01 11 11 11 00 11 11 11	11bb 1110 1001 1000 0000 0001 0000 1100	bfff kkkk kkkk kkkk 001k 1kkk kkkk kkkk	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z C, DC, Z	
ADDLW ANDLW IORLW MOVLB	f, b k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL C Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal Exclusive OR literal with W	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 1 1	01 01 11 11 11 00 11 11	11bb 1110 1001 1000 0000 0001 0000 1100	bfff kkkk kkkk kkkk 001k 1kkk kkkk	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z	
ADDLW ANDLW IORLW MOVLB MOVLP MOVLW SUBLW XORLW	f, b k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL O Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal Exclusive OR literal with W	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 1 1	01 01 11 11 11 00 11 11 11 11	11bb 1110 1001 1000 0000 0001 0000 1100 1010	bfff kkkk kkkk kkkk 001k 1kkk kkkk kkkk k	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z C, DC, Z	
BTFSS ADDLW ANDLW IORLW MOVLB MOVLP MOVLW SUBLW XORLW BRA	f, b k k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL O Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal Exclusive OR literal with W CONTROL Relative Branch	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 1 1	01 01 11 11 11 00 11 11 11 11	11bb 1110 1001 1000 0000 0001 0000 1100 1010	bfff kkkk kkkk kkkk lkkk kkkk kkkk kkkk	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z C, DC, Z	
BTFSS ADDLW ANDLW IORLW MOVLB MOVLP MOVLW SUBLW XORLW BRA BRA BRW	f, b k k k k k k k -	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL O Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal Exclusive OR literal with W CONTROL Relative Branch Relative Branch with W	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 1 1	01 01 11 11 11 00 11 11 11 11 11 00	11bb 1110 1001 1000 0000 0001 0000 1100 1010 001k 0001k	bfff kkkk kkkk kkkk 001k 1kkk kkkk kkkk k	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z C, DC, Z	
BTFSS ADDLW ANDLW IORLW MOVLB MOVLP MOVLW SUBLW XORLW BRA BRA BRW CALL	f, b k k k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL O Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal Exclusive OR literal with W CONTROL Relative Branch Relative Branch with W Call Subroutine	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 1 1	01 01 11 11 11 11 11 11 11 11 11 00 10	11bb 1110 1001 1000 0000 1000 1100 1010 001k 000k 000kk	bfff kkkk kkkk kkkk lkkk kkkk kkkk kkkk	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z C, DC, Z	
BTFSS ADDLW ANDLW IORLW MOVLB MOVLP MOVLW SUBLW XORLW BRA BRW CALL CALLW	f, b k k k k k k k -	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL O Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal Exclusive OR literal with W CONTROL Relative Branch Relative Branch with W Call Subroutine Call Subroutine with W	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2	01 01 11 11 11 00 11 11 11 11 11 00	11bb 1110 1001 1000 0000 1000 1100 1010 001k 000k 000kk	bfff kkkk kkkk kkkk 001k 1kkk kkkk kkkk k	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z C, DC, Z	
BTFSS ADDLW ANDLW IORLW MOVLB MOVLP MOVLW SUBLW XORLW BRA BRA BRW CALL	f, b k k k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL O Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal Exclusive OR literal with W CONTROL Relative Branch Relative Branch with W Call Subroutine	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2	01 01 11 11 11 11 11 11 11 11 11 00 10	11bb 1110 1001 1000 0000 1000 1100 1010 001k 000k 000kk 0000 0kkk	bfff kkkk kkkk kkkk lkkk kkkk kkkk kkkk	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z C, DC, Z	
BTFSS ADDLW ANDLW IORLW MOVLB MOVLP MOVLW SUBLW XORLW BRA BRW CALL CALLW	f, b k k k k k k k k k k - k -	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL O Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal Exclusive OR literal with W CONTROL Relative Branch Relative Branch with W Call Subroutine Call Subroutine with W	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2	01 01 11 11 11 11 11 11 11 11 11 00 10 00	11bb 1110 1001 1000 0000 1000 1100 1010 001k 0000 0kkk 0000 0kkk	bfff kkkk kkkk kkkk lkkk kkkk kkkk kkkk	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z C, DC, Z	
BTFSS ADDLW ANDLW IORLW MOVLB MOVLP MOVLW SUBLW XORLW SUBLW XORLW BRA BRW CALL CALLW GOTO	f, b k k k k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL O Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to PCLATH Move literal to W Subtract W from literal Exclusive OR literal with W CONTROL Relative Branch Relative Branch with W Call Subroutine Call Subroutine with W Go to address	1 (2) 1 (2) DPERATIONS 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2	01 01 11 11 11 11 11 11 11 11 11 00 10 00 10	11bb 1110 1001 1000 0000 1000 1100 1010 001k 0000 0kkk 0000 1kkk 0000	bfff kkkk kkkk kkkk lkkk kkkk kkkk kkkk	ffff kkkk kkkk kkkk kkkk kkkk kkkk kkk	Z Z C, DC, Z	

TABLE 34-3: PIC16(L)F18326/18346 INSTRUCTION SET

cycle is executed as a NOP.
 2: If this instruction addresses an INDE register and the MSh of the corresponding ESP is set, this instruction will require

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Section 34.2 "Instruction Descriptions" for detailed MOVIW and MOVWI instruction descriptions.

Standar	rd Operating	g Conditions (unless otherwise sta	ted)		
Param. No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to	70.0	°C/W	14-pin PDIP package
		Ambient	95.3	°C/W	14-pin SOIC package
			100.0	°C/W	14-pin TSSOP package
			51.5	°C/W	16-pin UQFN 4x4mm package
			62.2	°C/W	20-pin PDIP package
			87.3	°C/W	20-pin SSOP package
			77.7	°C/W	20-pin SOIC package
			43.0	°C/W	20-pin UQFN 4x4mm package
TH02	θJC	Thermal Resistance Junction to	32.75	°C/W	14-pin PDIR package
		Case	31.0	°C/W	14-pin SOIC package
			24.4	°C/W	14-pin-ISSOP package
			5.4	°C/W	16-ph UQFN 4x4mm package
			27.5	°C/W	20-pin PDIP package
			31.1	°CTW	20-pin SSOP package
			23.1	°C/W	20-pin SOIC package
			5,3	°C/W	20-pin UQFN 4x4mm package
TH03	TJMAX	Maximum Junction Temperature	_150	Q	
TH04	PD	Power Dissipation	0.800	/W/	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		$\mathbb{V}^{\mathbb{V}}$	PINTERNAL = IDD x VDD ⁽¹⁾
TH06	Pi/o	I/O Power Dissipation		Ŵ	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	\searrow	Ŵ	Pder = PDmax (Τj - Ta)/θja ⁽²⁾

TABLE 35-6: THERMAL CHARACTERISTICS

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature, TJ = Junction Temperature

TABLE 35-8: OSCILLATOR PARAMETERS⁽¹⁾

Standard	Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions		
OS20	FHFOSC	Precision Calibrated HFINTOSC Frequency	3.92	4	4.08	MHz	25°C		
OS20	FHFOSC	Precision Calibrated HFINTOSC Frequency	_	4 8 12 16 32		MHz	-40°C to 125°C (2)		
OS21	FHFOSCLP	Low-Power Optimized HFINTOSC Frequency	0.93 1.86	1 2	1.07 2.14	MHz MHz			
OS23	FLFOSC	Internal LFINTOSC Frequency	_	31	_	kHz <			
OS24	THFOSCST	HFINTOSC Wake-up from Sleep Start-up Time	-	11 50	20	μs μs	VREGPM = 0 VREGPM = 1		
OS26	TLFOSCST	LFINTOSC Wake-up from Sleep Start-up Time	_	0.2	$-\langle$	ms			

* These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

2: See Figure 35-6.

FIGURE 35-6: PRECISION CALIBRATED HEINTOSC FREQUENCY ACCURACY OVER DEVICE

