

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Active
PIC
8-Bit
32MHz
I ² C, LINbus, SPI, UART/USART
Brown-out Detect/Reset, POR, PWM, WDT
12
28KB (16K x 14)
FLASH
256 x 8
2K x 8
1.8V ~ 3.6V
A/D 11x10b; D/A 1x5b
Internal
-40°C ~ 125°C (TA)
Surface Mount
16-UQFN Exposed Pad
16-UQFN (4x4)
https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18326-e-jq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 2: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18326) (CONTINUED)

							•	• •	<i>,</i> , ,		,								
I/O ⁽²⁾	14-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	WSQ	Timers	CCP	MWd	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
Vss	14	13	_	-	_	—	_	_	_	_	_	_	_	_	_	_	_	—	Vss
	_	_	_	_	C1OUT	NCO1	_	DSM	TMR0	CCP1	PWM5	CWG1A CWG2A	SDA1 ⁽³⁾ SDA2 ⁽³⁾	СК	CLC1OUT	CLKR	_	_	_
OUT(2)	_	_	_	_	C2OUT	_	_	_	_	CCP2	PWM6	CWG1B CWG2B	SCL1 ⁽³⁾ SCL2 ⁽³⁾	DT	CLC2OUT	_	_	_	_
	_	_	_	_	_	_	_	_	_	CCP3	_	CWG1C CWG2C	SDO1 SDO2	ТΧ	CLC3OUT	_	_	_	_
	_	_	_	_	_	_	_	_	_	CCP4	_	CWG1D CWG2D	SCK1 SCK2	_	CLC4OUT	_	_	_	_

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to the other pins (e.g., RA5) will operate, but logic levels will be standard TTL/ ST as selected by the INLVL register.

FABLE 4-4:	SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)
FABLE 4-4:	SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUE

Address	Name	PIC16(L)F18326 PIC16(L)F18346	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 3												
					CPU CORE RI	EGISTERS; see 1	Table 4-2 for spe	cifics				

ANSELA		—	—	ANSA5	ANSA4	_	ANSA2	ANSA1	ANSA0	xx -xxx	uu -uuu
ANSELB	X –				Unimple	mented				_	—
	— X	ANSB7	ANSB6	ANSB5	ANSB4	_	_	—	_	XXXX	uuuu
ANSELC	Х	—	—	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	xx xxxx	uu uuuu
	— X	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	XXXX XXXX	uuuu uuuu
—	—				Unimple	mented				_	—
_	—				Unimple	mented				_	_
_	—				Unimple	mented				_	_
_	—				Unimple	mented				_	_
_	—				Unimple	mented				_	_
_	—				Unimple	mented				_	_
_	_				Unimple	mented				_	_
_	_				Unimple	mented				_	_
VREGCON ⁽¹⁾		_	_	_	_	_	_	VREGPM	Reserved	01	01
_	_		•		Unimple	mented	•	•		_	_
RC1REG					RC1RE	G<7:0>				0000 0000	0000 0000
TX1REG					TX1RE	G<7:0>				0000 0000	0000 0000
SP1BRGL					SP1BR	G<7:0>				0000 0000	0000 0000
SP1BRGH					SP1BR0	G<15:8>				0000 0000	0000 0000
RC1STA		SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TX1STA		CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TMRT	TX9D	0000 0010	0000 0010
BAUD1CON		ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	01-0 0-00	01-0 0-00
	ANSELA ANSELB ANSELC 	ANSELA X - ANSELB X - ANSELC X - ANSELC X - - - X - - X - - X - - - RC1REG - </td <td>ANSELA$-$ANSELBX$-$ANSELCX$-$ANSELCX$-$XANSC7$-$<tr< td=""><td>$\begin{array}{ c c c c } \mbox{ANSELA} & - & - & - & - & \\ \mbox{ANSELB} & X & - & & \\ & X & \mbox{ANSB7} & \mbox{ANSB6} \\ \mbox{ANSELC} & X & - & - & & \\ & X & \mbox{ANSC7} & \mbox{ANSC6} \\ & - & & & \\ & - & & \\ & & \\ & & \\ & - & & \\ & & \\$</td><td>ANSELA — — ANSA5 ANSELB X — — ANSB7 ANSB6 ANSB5 ANSELC X — — ANSC6 ANSC5 ANSELC X — — ANSC6 ANSC5 — — — — — ANSC6 ANSC5 — … … …</td><td>ANSELA——ANSA5ANSA4ANSELBX—Unimple$-$XANSB7ANSB6ANSB5ANSB4ANSELCX——ANSC6ANSC5ANSC4$-$XANSC7ANSC6ANSC5ANSC4$-$———Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$———$-$—$-$<td>ANSELA — — ANSA5 ANSA4 — ANSELB X — Unimplemented Unimplemented ANSELC X — — ANSB6 ANSB5 ANSC4 ANSC3 ANSELC X — — ANSC5 ANSC4 ANSC3 — — ANSC6 ANSC5 ANSC4 ANSC3 — — ANSC6 ANSC5 ANSC4 ANSC3 — — Vinimplemented ANSC5 ANSC4 ANSC3 — — Unimplemented ANSC5 ANSC4 ANSC3 — — — Unimplemented Unimplemented MNSH6 MNSH6 MNSH6 — — — — Unimplemented MNSH6 MNSH6 MNSH6 MNSH6 — — — — Unimplemented MNSH6 MNSH6 MNSH6 MNSH6 — — — — — — MNS</td><td>ANSELAANSA5ANSA4-ANSA2ANSELBXUnimplementedANSELCXANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2UnimplementedUnimplementedUnimplementedUnimplementedUnimplemented<td< td=""><td>ANSELAANSA5ANSA4-ANSA2ANSA1ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1-XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1UnimplementedANSC1UnimplementedUnimplementedUnimplementedUnimplementedVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGON(*)VREGON(*)</td><td>ANSELAANSA5ANSA4-ANSA2ANSA1ANSA0ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1ANSC0UnimplementedANSC0UnimplementedUnimplementedUnimplementedUnimplemented</td><td>$\begin{array}{ c c c c } ANSELA & - & - & ANSA5 & ANSA4 & - & ANSA2 & ANSA1 & ANSA0 &xx - xxx \\ \hline ANSELB & X & - & - & Unimplemented & - & - & - & xxx \\ \hline ANSELC & X & ANSB7 & ANSB6 & ANSB5 & ANSB4 & - & - & - & - & xxxx \\ \hline ANSELC & X & - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & - & Unimplemented & - &$</td></td<></td></td></tr<></td>	ANSELA $-$ ANSELBX $-$ ANSELCX $-$ ANSELCX $ -$ XANSC7 $ -$ <tr< td=""><td>$\begin{array}{ c c c c } \mbox{ANSELA} & - & - & - & - & \\ \mbox{ANSELB} & X & - & & \\ & X & \mbox{ANSB7} & \mbox{ANSB6} \\ \mbox{ANSELC} & X & - & - & & \\ & X & \mbox{ANSC7} & \mbox{ANSC6} \\ & - & & & \\ & - & & \\ & & \\ & & \\ & - & & \\ & & \\$</td><td>ANSELA — — ANSA5 ANSELB X — — ANSB7 ANSB6 ANSB5 ANSELC X — — ANSC6 ANSC5 ANSELC X — — ANSC6 ANSC5 — — — — — ANSC6 ANSC5 — … … …</td><td>ANSELA——ANSA5ANSA4ANSELBX—Unimple$-$XANSB7ANSB6ANSB5ANSB4ANSELCX——ANSC6ANSC5ANSC4$-$XANSC7ANSC6ANSC5ANSC4$-$———Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$——Unimple$-$———$-$—$-$<td>ANSELA — — ANSA5 ANSA4 — ANSELB X — Unimplemented Unimplemented ANSELC X — — ANSB6 ANSB5 ANSC4 ANSC3 ANSELC X — — ANSC5 ANSC4 ANSC3 — — ANSC6 ANSC5 ANSC4 ANSC3 — — ANSC6 ANSC5 ANSC4 ANSC3 — — Vinimplemented ANSC5 ANSC4 ANSC3 — — Unimplemented ANSC5 ANSC4 ANSC3 — — — Unimplemented Unimplemented MNSH6 MNSH6 MNSH6 — — — — Unimplemented MNSH6 MNSH6 MNSH6 MNSH6 — — — — Unimplemented MNSH6 MNSH6 MNSH6 MNSH6 — — — — — — MNS</td><td>ANSELAANSA5ANSA4-ANSA2ANSELBXUnimplementedANSELCXANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2UnimplementedUnimplementedUnimplementedUnimplementedUnimplemented<td< td=""><td>ANSELAANSA5ANSA4-ANSA2ANSA1ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1-XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1UnimplementedANSC1UnimplementedUnimplementedUnimplementedUnimplementedVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGON(*)VREGON(*)</td><td>ANSELAANSA5ANSA4-ANSA2ANSA1ANSA0ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1ANSC0UnimplementedANSC0UnimplementedUnimplementedUnimplementedUnimplemented</td><td>$\begin{array}{ c c c c } ANSELA & - & - & ANSA5 & ANSA4 & - & ANSA2 & ANSA1 & ANSA0 &xx - xxx \\ \hline ANSELB & X & - & - & Unimplemented & - & - & - & xxx \\ \hline ANSELC & X & ANSB7 & ANSB6 & ANSB5 & ANSB4 & - & - & - & - & xxxx \\ \hline ANSELC & X & - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & - & Unimplemented & - &$</td></td<></td></td></tr<>	$ \begin{array}{ c c c c } \mbox{ANSELA} & - & - & - & - & \\ \mbox{ANSELB} & X & - & & \\ & X & \mbox{ANSB7} & \mbox{ANSB6} \\ \mbox{ANSELC} & X & - & - & & \\ & X & \mbox{ANSC7} & \mbox{ANSC6} \\ & - & & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & - & & \\ & & \\ & & \\ & - & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ $	ANSELA — — ANSA5 ANSELB X — — ANSB7 ANSB6 ANSB5 ANSELC X — — ANSC6 ANSC5 ANSELC X — — ANSC6 ANSC5 — — — — — ANSC6 ANSC5 — … … …	ANSELA——ANSA5ANSA4ANSELBX—Unimple $-$ XANSB7ANSB6ANSB5ANSB4ANSELCX——ANSC6ANSC5ANSC4 $-$ XANSC7ANSC6ANSC5ANSC4 $-$ ———Unimple $-$ ——Unimple $-$ ——— $-$ — $-$ <td>ANSELA — — ANSA5 ANSA4 — ANSELB X — Unimplemented Unimplemented ANSELC X — — ANSB6 ANSB5 ANSC4 ANSC3 ANSELC X — — ANSC5 ANSC4 ANSC3 — — ANSC6 ANSC5 ANSC4 ANSC3 — — ANSC6 ANSC5 ANSC4 ANSC3 — — Vinimplemented ANSC5 ANSC4 ANSC3 — — Unimplemented ANSC5 ANSC4 ANSC3 — — — Unimplemented Unimplemented MNSH6 MNSH6 MNSH6 — — — — Unimplemented MNSH6 MNSH6 MNSH6 MNSH6 — — — — Unimplemented MNSH6 MNSH6 MNSH6 MNSH6 — — — — — — MNS</td> <td>ANSELAANSA5ANSA4-ANSA2ANSELBXUnimplementedANSELCXANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2UnimplementedUnimplementedUnimplementedUnimplementedUnimplemented<td< td=""><td>ANSELAANSA5ANSA4-ANSA2ANSA1ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1-XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1UnimplementedANSC1UnimplementedUnimplementedUnimplementedUnimplementedVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGON(*)VREGON(*)</td><td>ANSELAANSA5ANSA4-ANSA2ANSA1ANSA0ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1ANSC0UnimplementedANSC0UnimplementedUnimplementedUnimplementedUnimplemented</td><td>$\begin{array}{ c c c c } ANSELA & - & - & ANSA5 & ANSA4 & - & ANSA2 & ANSA1 & ANSA0 &xx - xxx \\ \hline ANSELB & X & - & - & Unimplemented & - & - & - & xxx \\ \hline ANSELC & X & ANSB7 & ANSB6 & ANSB5 & ANSB4 & - & - & - & - & xxxx \\ \hline ANSELC & X & - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & - & Unimplemented & - &$</td></td<></td>	ANSELA — — ANSA5 ANSA4 — ANSELB X — Unimplemented Unimplemented ANSELC X — — ANSB6 ANSB5 ANSC4 ANSC3 ANSELC X — — ANSC5 ANSC4 ANSC3 — — ANSC6 ANSC5 ANSC4 ANSC3 — — ANSC6 ANSC5 ANSC4 ANSC3 — — Vinimplemented ANSC5 ANSC4 ANSC3 — — Unimplemented ANSC5 ANSC4 ANSC3 — — — Unimplemented Unimplemented MNSH6 MNSH6 MNSH6 — — — — Unimplemented MNSH6 MNSH6 MNSH6 MNSH6 — — — — Unimplemented MNSH6 MNSH6 MNSH6 MNSH6 — — — — — — MNS	ANSELAANSA5ANSA4-ANSA2ANSELBXUnimplementedANSELCXANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2UnimplementedUnimplementedUnimplementedUnimplementedUnimplemented <td< td=""><td>ANSELAANSA5ANSA4-ANSA2ANSA1ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1-XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1UnimplementedANSC1UnimplementedUnimplementedUnimplementedUnimplementedVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGON(*)VREGON(*)</td><td>ANSELAANSA5ANSA4-ANSA2ANSA1ANSA0ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1ANSC0UnimplementedANSC0UnimplementedUnimplementedUnimplementedUnimplemented</td><td>$\begin{array}{ c c c c } ANSELA & - & - & ANSA5 & ANSA4 & - & ANSA2 & ANSA1 & ANSA0 &xx - xxx \\ \hline ANSELB & X & - & - & Unimplemented & - & - & - & xxx \\ \hline ANSELC & X & ANSB7 & ANSB6 & ANSB5 & ANSB4 & - & - & - & - & xxxx \\ \hline ANSELC & X & - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & - & Unimplemented & - &$</td></td<>	ANSELAANSA5ANSA4-ANSA2ANSA1ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1-XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1XANSC7ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1UnimplementedANSC1UnimplementedUnimplementedUnimplementedUnimplementedVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGPMVREGON(*)VREGON(*)	ANSELAANSA5ANSA4-ANSA2ANSA1ANSA0ANSELBXXANSB7ANSB6ANSB5ANSB4ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSELCXANSC5ANSC4ANSC3ANSC2ANSC1ANSC0ANSC6ANSC5ANSC4ANSC3ANSC2ANSC1ANSC0UnimplementedANSC0UnimplementedUnimplementedUnimplementedUnimplemented	$ \begin{array}{ c c c c } ANSELA & - & - & ANSA5 & ANSA4 & - & ANSA2 & ANSA1 & ANSA0 &xx - xxx \\ \hline ANSELB & X & - & - & Unimplemented & - & - & - & xxx \\ \hline ANSELC & X & ANSB7 & ANSB6 & ANSB5 & ANSB4 & - & - & - & - & xxxx \\ \hline ANSELC & X & - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & ANSC7 & ANSC6 & ANSC5 & ANSC4 & ANSC3 & ANSC2 & ANSC1 & ANSC0 &xx & xxxx \\ \hline - & - & - & Unimplemented & - & - & - & - & - & - & - & - & - & $

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Only on PIC16F18326/18346.

2: Register accessible from both User and ICD Debugger.

6.10 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).
- 3. Oscillator start-up timer runs to completion (if required for oscillator source).

The total time out will vary based on oscillator configuration and Power-up Timer Configuration. See Section 7.0, Oscillator Module for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution after ten Fosc cycles (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.





PIC16(L)F18326/18346

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE		—	—	—		INTEDG	100
PIE0	_		TMR0IE	IOCIE	_	_	_	INTE	101
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	BCL1IE	TMR2IE	TMR1IE	102
PIE2	TMR6IE	C2IE	C1IE	NVMIE	SSP2IE	BCL2IE	TMR4IE	NCO1IE	103
PIE3	OSFIE	CSWIE	TMR3GIE	TMR3IE	CLC4IE	CLC3IE	CLC2IE	CLC1IE	104
PIE4	CWG2IE	CWG1IE	TMR5GIE	TMR5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE	105
PIR0	—	—	TMR0IF	IOCIF	_	—	—	INTF	106
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	BCL1IF	TMR2IF	TMR1IF	107
PIR2	TMR6IF	C2IF	C1IF	NVMIF	SSP2IF	BCL2IF	TMR4IF	NCO1IF	108
PIR3	OSFIF	CSWIF	TMR3GIF	TMR3IF	CLC4IF	CLC3IF	CLC2IF	CLC1IF	109
PIR4	CWG2IF	CWG1IF	TMR5GIF	TMR5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF	110
IOCAP	—	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	174
IOCAN	—	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	174
IOCAF	—	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	175
IOCBP ⁽¹⁾	IOCBP7	IOCBP6	IOCBP5	IOCBP4	—	—	—	—	175
IOCBN ⁽¹⁾	IOCBN7	IOCBN6	IOCBN5	IOCBN4	—	—	—	—	176
IOCBF ⁽¹⁾	IOCBF7	IOCBF6	IOCBF5	IOCBF4	—	—	—	—	176
IOCCP	IOCCP7 ⁽¹⁾	IOCCP6 ⁽¹⁾	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	177
IOCCN	IOCCN7 ⁽¹⁾	IOCCN6 ⁽¹⁾	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	177
IOCCF	IOCCF7 ⁽¹⁾	IOCCF6 ⁽¹⁾	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	178
STATUS	—	_	_	TO	PD	Z	DC	С	30
VREGCON ⁽²⁾					—		VREGPM		117
CPUDOZE	IDLEN	DOZEN	ROI	DOE	—	DOZE<2:0>			117
WDTCON	_			V	VDTPS<4:	0>		SWDTEN	121

TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in Power-Down mode.

Note 1: PIC16(L)F18346 only.

2: PIC16F18326/18346 only.

10.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- Independent clock source
- Multiple operating modes
- WDT is always ON
- WDT is OFF when in Sleep
- WDT is controlled by software
- WDT is always OFF
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple WDT clearing conditions
- Operation during Sleep

FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



13.3 Bidirectional Pins

PPS selections for peripherals with bidirectional signals on a single pin must be made so that the PPS input and PPS output select the same pin. This requires configuring both the appropriate xxxPPS input and RxyPPS output registers. For example, if the SCL1 line is routed to pin RC0, the SSP1SCLPPS input register would be set to '10000' (routes to RC0) and the RC0PPS output register would be set to '11000' (routes the SCL1 internal connection to RC0). Peripherals that have bidirectional signals are:

- EUSART1 (synchronous operation)
- MSSP (I²C)
 - **Note:** The I²C default input pins are I²C and SMBus compatible and are the only pins on the PIC16(L)F18326 with this compatibility. For the PIC16(L)F18346, in addition to the default pins as described above, RC0, RC1, RC4, and RC5 are also I²C and SMBus compatible. Clock and data signals can be routed to any pin, however pins without I²C compatibility will operate at standard TTL/ST logic levels as selected by the INVLV register.

13.4 PPSLOCKED Bit

The PPS includes a mode in which all input and output selections can be locked to prevent inadvertent changes. PPS selections are locked by setting the PPSLOCKED bit of the PPSLOCK register. Setting and clearing this bit requires a special sequence as an extra precaution against inadvertent changes. Examples of setting and clearing the PPSLOCKED bit are shown in Example 13-1.

EXAMPLE 13-1: PPS LOCK/UNLOCK SEQUENCE

;	suspend	interrupts
	bcf	INTCON, GIE
;	BANKSEI	PPSLOCK ; set bank
;	required	sequence, next 5 instructions
	movlw	0x55
	movwf	PPSLOCK
	movlw	OxAA
	movwf	PPSLOCK
;	Set PPSL	OCKED bit to disable writes or
;	Clear PP	SLOCKED bit to enable writes
	bsf	PPSLOCK, PPSLOCKED
;	restore	interrupts
	bsf	INTCON, GIE

13.5 PPS1WAY Bit

The PPS can be locked by setting the PPS1WAY bit of Configuration Word 2.

When the PPS1WAY bit is set, the PPSLOCKED bit of the PPSLOCK register can be cleared and set only one time after a device Reset. Once the PPS registers are configured, user software sets the PPSLOCKED bit, preventing any further writes to the PPS registers. the PPS registers can be read at any time, regardless of the PPS1WAY or PPSLOCKED settings.

When the PPS1WAY bit is clear, the PPSLOCKED bit of the PPSLOCK register can be cleared and set multiple times during code execution, but requires the PPS lock/unlock sequence to be performed each time modifications to the PPS registers are made.

13.6 Operation During Sleep

PPS input and output selections are unaffected by Sleep.

13.7 Effects of a Reset

A device Power-On-Reset (POR) clears all PPS input and output selections to their default values, and clears the PPSLOCKED bit of the PPSLOCK register. All other Resets leave the selections unchanged. Default input selections are shown in pin allocation Table 2 and Table 3.

16.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR subsystem can be configured to supply a reference voltage to the following:

- · ADC input channel
- ADC positive reference
- Comparator positive input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

Note: Fixed Voltage Reference output cannot exceed VDD.

16.1 Independent Gain Amplifiers

The output of the FVR, which is supplied to the ADC, Comparators and DAC, is routed through two independent programmable gain amplifiers. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 22.0 "Analog-to-Digital Converter (ADC) Module" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module. Reference Section 24.0 "5-bit Digital-to-Analog Converter (DAC1) Module" and Section 18.0 "Comparator Module" for additional information.

16.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. See Table 35-16 for FVR start-up times.

FIGURE 16-1: VOLTAGE REFERENCE BLOCK DIAGRAM



© 2016-2017 Microchip Technology Inc.

18.12 Register Definitions: Comparator Control

R/W-0/0	R-0/0	U-0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	—	CxPOL	—	CxSP	CxHYS	CxSYNC
bit 7	·			•		•	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpl	emented bit, rea	d as '0'	
u = Bit is uncl	hanged	x = Bit is unk	nown	-n/n = Value	e at POR and BC	R/Value at all	other Resets
'1' = Bit is set	1	'0' = Bit is cle	ared				
bit 7	CxON: Comp	parator Enable	bit				
	1 = Compara 0 = Compara	tor is enabled tor is disabled	and consumes	s no active po	wer		
bit 6	CxOUT: Com	parator Outpu	t bit				
	If CxPOL = 1	(inverted pola	rity):				
	1 = CxVP < 0	CxVN					
	0 = CXVP > 0	CXVN (non-inverted	polarity):				
	$\frac{11 \text{ Cx} \text{ OL} = 0}{1 = \text{ CxVP > 0}}$	CxVN	polanty).				
	0 = CxVP <	CxVN					
bit 5	Unimplemen	ted: Read as	'0'				
bit 4	CxPOL: Com	parator Outpu	t Polarity Selec	ct bit			
	1 = Compara 0 = Compara	tor output is in tor output is no	verted ot inverted				
bit 3	Unimplemen	ted: Read as	'O'				
bit 2	CxSP: Comp	arator Speed/I	Power Select b	it			
	1 = Compara 0 = Reserved	tor operates ir I. (do not use)	Normal-Powe	r, High-Speed	d mode		
bit 1	CxHYS: Com	parator Hyste	resis Enable bi	t			
	1 = Compara	ator hysteresis	enabled				
	0 = Compara	ator hysteresis	disabled				
bit 0	CxSYNC: Co	mparator Outp	out Synchronou	is Mode bit			
	1 = Compara Output u	ator output to pdated on the	Timer1 and I/C falling edge of) pin is synch Timer1 clock	nronous to chanę source. ronous	ges on Timer1	clock source

REGISTER 18-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG2D4T	LCxG2D4N	LCxG2D3T	LCxG2D3N	LCxG2D2T	LCxG2D2N	LCxG2D1T	LCxG2D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG2D4T: 0	Gate 1 Data 4 T	rue (non-inve	rted) bit			
	1 = CLCIN3 ((true) is gated i	nto CLCx Gat	e 1			
	0 = CLCIN3	(true) is not gat	ed into CLCx	Gate 1			
bit 6	LCxG2D4N:	Gate 1 Data 4 I	Negated (invei	rted) bit			
	1 = CLCIN3	(inverted) is ga	ted into CLCX	Gate 1 Cx Gate 1			
bit 5		Gate 1 Data 3 T	rue (non-inve	rted) bit			
	1 = CLCIN2	(true) is gated i	nto CLCx Gat	e 1			
	0 = CLCIN2	(true) is not gat	ed into CLCx	Gate 1			
bit 4	LCxG2D3N:	Gate 1 Data 3 I	Negated (inver	rted) bit			
	1 = CLCIN2 ((inverted) is ga	ted into CLCx	Gate 1			
	0 = CLCIN2 ((inverted) is no	t gated into CL	_Cx Gate 1			
bit 3	LCxG2D2T: 0	Gate 1 Data 2 T	rue (non-inve	rted) bit			
	1 = CLCIN1 ((true) is gated i (true) is not gat	nto CLCx Gate	e 1 Cate 1			
bit 2		Gate 1 Data 2 I	Vegated (inve	ted) bit			
	1 = CLCIN1	(inverted) is da	ted into CI Cx	Gate 1			
	0 = CLCIN1 ((inverted) is no	t gated into CL	_Cx Gate 1			
bit 1	LCxG2D1T: 0	Gate 1 Data 1 T	rue (non-inve	rted) bit			
	1 = CLCIN0 ((true) is gated i	nto CLCx Gate	e 1			
	0 = CLCIN0 ((true) is not gat	ed into CLCx	Gate 1			
bit 0	LCxG2D1N:	Gate 1 Data 1 I	Negated (inver	rted) bit			
	1 = CLCINO((inverted) is ga	ted into CLCx	Gate 1			
	0 = CLCINU((invented) is no	i yaleu mio Cl				

REGISTER 21-8: CLCxGLS1: GATE 1 LOGIC SELECT REGISTER

22.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether or not the ADC interrupt is enabled.
	•

2: The ADC operates during Sleep only when the ADCRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine (ISR).

22.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 22-3 shows the two output formats.

FIGURE 22-3: 10-BIT ADC CONVERSION RESULT FORMAT



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	—	—	—	—	—	INTEDG	100
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	BCL1IE	TMR2IE	TMR1IE	102
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	BCL1IF	TMR2IF	TMR1IF	107
TRISA	—	—	TRISA5	TRISA4	(2)	TRISA2	TRISA1	TRISA0	143
TRISB ⁽¹⁾	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	149
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	155
ANSELA	—	—	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	144
ANSELB ⁽¹⁾	ANSB7	ANSB6	ANSB5	ANSB4	—	—	—	—	150
ANSELC	ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	157
ADCON0			CHS<	5:0>			GO/DONE	ADON	244
ADCON1	ADFM	ŀ	ADCS<2:0>	•	_	ADNREF	ADPRE	F<1:0>	245
ADACT	—	—				ADACT<4:	0>		246
ADRESH				ADRES	SH<7:0>				247
ADRESL	ADRESL<7:0>								
FVRCON	FVREN	FVRRDY	TSEN	TSRNG CDAFVR<1:0> ADFVR<1:0>				<1:0>	180
DAC1CON1	_	—	_	DAC1R<4:0>					
OSCSTAT1	EXTOR	HFOR		LFOR	SOR	ADOR	_	PLLR	91

TABLE 22-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: -= unimplemented read as '0'. Shaded cells are not used for the ADC module.

Note 1: PIC16(L)F18346 only.

2: Unimplemented, read as '1'.

23.5 Interrupts

When the accumulator overflows (NCO_overflow), the NCO1 Interrupt Flag bit, NCO1IF, of the PIR2 register is set. To enable the interrupt event (NCO_interrupt), the following bits must be set:

- N1EN bit of the NCO1CON register
- NCO1IE bit of the PIE2 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCO1IF bit in the Interrupt Service Routine.

23.6 Effects of a Reset

All of the NCO1 registers are cleared to zero as the result of a Reset.

23.7 Operation in Sleep

The NCO1 module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.

The HFINTOSC remains active during Sleep when the NCO1 module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO1 clock source, when the NCO1 is enabled, the CPU will go idle during Sleep, but the NCO1 will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

27.10 Register Definitions: Timer1/3/5 Control

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMRx	CS<1:0>	TxCKP	S<1:0>	TxSOSC	TxSYNC	_	TMRxON
bit 7		•			•		bit 0
Legend:							
R = Readable	d as '0'						
u = Bit is unc	hanged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set	t	'0' = Bit is clea	ared				
bit 7-6	TMRxCS<1:0 11 = Timerx of 10 = Timerx of If TxSOS External If TxSOS Clock from 01 = Timerx of 00 = Timerx of	D : Timerx Cloc clock Source is clock source is SC = 0: clock from TxC SC = 1: om SOSC, eithe clock source is clock source is	k Source Sele LFINTOSC pin or oscillato CKIPPS pin (o er crystal oscil system clock instruction clo	ect bits or: n the rising edg lator on TxSOS (Fosc) ock (Fosc/4)	ge) SCI/TxSOSCO	pins, or SOSC	IN input
bit 5-4	TxCKPS<1:0	>: Timerx Input	t Clock Presca	ale Select bits			
	11 = 1:8 Pres 10 = 1:4 Pres 01 = 1:2 Pres 00 = 1:1 Pres	cale value cale value cale value cale value					
bit 3	TxSOSC: LP	Oscillator Enal	ole Control bit				
	1 = SOSC re 0 = TxCKI er	equested as the nabled as the c	clock source				
bit 2	TxSYNC: Tim	ner1 Synchroniz	zation Control	bit			
	TMRxCS<1:01 = Do not sy0 = SynchrorTMRxCS<1:0	P = 1x ynchronize extenize extenize external cle P = 0x ored. Timer1 us	ernal clock inp ock input with ses the interna	ut system clock al clock and no	additional sync	hronization is	performed.
bit 1	Unimplemen	ted: Read as '	D'				
bit 0	TMRxON: Tir	mer1 On bit					
	1 = Enables	Timerx					
	0 = Stops Tin	nerx and clears	Timerx gate	flip-flop			
Note 1: 'x'	refers to either	'1', '3' or '5' for	the respective	e Timer1/3/5 reg	gisters.		

REGISTER 27-1: TxCON⁽¹⁾: TIMERx CONTROL REGISTER

R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	
C4TSEL<1:0>		C3TSEL<1:0>		C2TSE	C2TSEL<1:0>		C1TSEL<1:0>	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable		W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Reset				
'1' = Bit is set		'0' = Bit is clea	ared					

REGISTER 29-5: CCPTMRS: CCP TIMERS CONTROL REGISTER

bit 7-6	C4TSEL<1:0>: CCP4 Capture, Compare and PWM mode Timer Selection bits Selection as show in Table 29-4.
bit 5-4	C3TSEL<1:0>: CCP3 Capture, Compare and PWM mode Timer Selection bits Selection as show in Table 29-4.
bit 3-2	C2TSEL<1:0>: CCP2 Capture, Compare and PWM mode Timer Selection bits Selection as show in Table 29-4.
bit 1-0	C1TSEL<1:0>: CCP1 Capture, Compare and PWM mode Timer Selection bits Selection as show in Table 29-4.

TABLE 29-3: TIMER SELECTIONS

CxTSEL<1:0>	Operating mode based on CCPxMODE<3:0>				
	Capture Compare	PWM			
00	TMR0	TMP2			
01	TMR1	TWRZ			
10	TMR3	TMR4			
11	TMR5	TMR6			



TABLE 30-2: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FcLock (2 Rollovers of BRG)		
32 MHz	8 MHz	13h	400 kHz		
32 MHz	8 MHz	19h	308 kHz		
32 MHz	8 MHz	4Fh	100 kHz		
16 MHz	4 MHz	09h	400 kHz		
16 MHz	4 MHz	0Ch	308 kHz		
16 MHz	4 MHz	27h	100 kHz		
4 MHz	1 MHz	09h	100 kHz		

Note: Refer to the I/O port electrical specifications in Table 35-4 to ensure the system is designed to support IOL requirements.

PIC16(L)F18326/18346



31.1.2 EUSART1 ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 31-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART1 receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RC1REG register.

31.1.2.1 Enabling the Receiver

The EUSART1 receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART1 control bits are assumed to be in their default state.

Setting the CREN bit of the RC1STA register enables the receiver circuitry of the EUSART1. Clearing the SYNC bit of the TX1STA register configures the EUSART1 for asynchronous operation. Setting the SPEN bit of the RC1STA register enables the EUSART1. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

31.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 31.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART1 receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RC1REG register.

Note: If the receive FIFO is overrun, no additional characters will be received until the Overrun condition is cleared. See Section 31.1.2.5 "Receive Overrun Error" for more information on overrun errors.

31.5 EUSART1 Operation During Sleep

The EUSART1 will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

31.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RC1STA and TX1STA Control registers must be configured for Synchronous Slave Reception (see Section 31.4.2.4 "Synchronous Slave Reception Setup").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RC1REG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

31.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- The RC1STA and TX1STA Control registers must be configured for synchronous slave transmission (see Section 31.4.2.2 "Synchronous Slave Transmission Setup").
- The TXIF interrupt flag must be cleared by writing the output data to the TX1REG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TX1REG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TX1REG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

PIC16(L)F18326/18346

FIGURE 35-12: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



TABLE 35-17: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	с	haracteristic		Min.	Typ.†	Max.	Units	Conditions
40*	Т⊤0Н	T0CKI High Pulse Width No Presoaler With Rrescaler		0.5 TCY + 20	—	—	ns		
				With Rrescaler	10	—	—	ns	
41*	T⊤0L	TTOL TOCKI Low Pulse Width		No Rrescaler	0.5 TCY + 20	—	—	ns	
				With Prescaler	10	—	—	ns	
42*	Тт0Р	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value
45*	T⊤1H	T1CKI High Time	Synchronou	s, No Prescaler	0.5 Tcy + 20		—	ns	
			Synchronous, with Prescaler		15		—	ns	
			Asynchronous		30			ns	
46* T⊤1L		T1CKI Low Time	Synchronou	s, No Prescaler	0.5 Tcy + 20		—	ns	
		\land	Synchronou	s, with Prescaler	15		—	ns	
			Asynchrono	us	30		—	ns	
47*	Тт1Р	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	—	ns	N = prescale value
			Asynchrono	us	60	—	—	ns	
48	F71	Secondary Oscillator Input Frequency Range (oscillator enabled by setting bit T1OSCEN)			32.4	32.768	33.1	kHz	
49*	TCKEŽTMR1	Delay from External Clock Edge to Timer Increment			2 Tosc	—	7 Tosc	_	Timers in Sync mode
/ (*) These parameters are characterized but not tested.									

Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

37.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

37.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradeable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

37.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

37.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

37.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.