

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-UQFN Exposed Pad
Supplier Device Package	16-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18326-i-jq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Up to 18 I/O Pins:
  - Individually programmable pull-ups
  - Slew rate control
  - Interrupt-on-change with edge-select
  - Input level selection control (ST or TTL)
  - Digital open-drain enable
- Peripheral Pin Select (PPS):
  - I/O pin remapping of digital peripherals
- Timer modules:
  - Timer0:
    - 8/16-bit timer/counter
    - Synchronous or asynchronous operation
    - Programmable prescaler/postscaler
    - Time base for capture/compare function
  - Timer1/3/5 with gate control:
    - 16-bit timer/counter
    - Programmable internal or external clock sources
    - Multiple gate sources
    - Multiple gate modes
    - Time base for capture/compare function
  - Timer2/4/6:
    - 8-bit timers
    - Programmable prescaler/postscaler
    - Time base for PWM function

#### **Analog Peripherals**

- 10-bit Analog-to-Digital Converter (ADC):
  - 17 external channels
  - Conversion available during Sleep
- Comparator:
  - Two comparators
  - Fixed Voltage Reference at non-inverting input(s)
- Comparator outputs externally accessible
- 5-bit Digital-to-Analog Converter (DAC):
  - 5-bit resolution, rail-to-rail
  - Positive Reference Selection
  - Unbuffered I/O pin output
  - Internal connections to ADCs and comparators
- · Voltage Reference:
  - Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels Flexible Oscillator Structure
- High-Precision Internal Oscillator:
  - Software-selectable frequency range up to 32 MHz
  - ±1% at nominal 4 MHz calibration point
- · 4x PLL with External Sources
- Low-Power Internal 31 kHz Oscillator (LFINTOSC)
- External Low-Power 32 kHz Crystal Oscillator (SOSC)
- External Oscillator Block with:
  - Three Crystal/Resonator modes up to 20 MHz
  - Three External Clock modes up to 20 MHz
  - Fail-Safe Clock Monitor
  - Detects clock source failure
  - Oscillator Start-up Timer (OST)
    - Ensures stability of crystal oscillator sources

Name	Function	Input Type	Output Type	Description		
RA5/ANA5/T1CKI <sup>(1)</sup> / T3CKI <sup>(1)</sup> /	RA5	TTL/ST	CMOS	General purpose I/O.		
T5CKI <sup>(1)</sup> / SOSCIN/SOSCI/	ANA5	AN	—	ADC Channel A5 input.		
CLKIN/OSC1	T1CKI	TTL/ST	—	TMR1 Clock input.		
	T3CKI	TTL/ST	—	TMR3 Clock input.		
	T5CKI	TTL/ST	—	TMR5 Clock input.		
	SOSCIN	TTL/ST	—	Secondary Oscillator input connection.		
	SOSCI	XTAL	—	Secondary Oscillator connection.		
	CLKIN	TTL/ST	—	External clock input.		
	OSC1	XTAL	—	Crystal/Resonator (LP, XT, HS modes).		
RB4/ANB4/SDI1 <sup>(1)</sup> / SDA1 <sup>(1,3)</sup> /	RB4	TTL/ST	CMOS	General purpose I/O.		
CLCIN2 <sup>(1)</sup>	ANB4	AN	—	ADC Channel B4 input.		
	SDI1	TTL/ST	CMOS	SPI Data input 1.		
	SDA1	l <sup>2</sup> C	OD	I <sup>2</sup> C Data 1.		
	CLCIN2	TTL/ST	_	Configurable Logic Cell 2 input.		
RB5/ANB5/SDI2 <sup>(1)</sup> / SDA2 <sup>(1,3)</sup> /	RB5	TTL/ST	CMOS	General purpose I/O.		
RX <sup>(1)</sup> /DT/CLCIN3 <sup>(1)</sup>	ANB5	AN	_	ADC Channel B5 input.		
	SDI2	TTL/ST	CMOS	SPI Data input 2.		
	SDA2	l <sup>2</sup> C	OD	I <sup>2</sup> C Data 2.		
	RX	TTL/ST	CMOS	EUSART asynchronous input.		
	DT	TTL/ST	CMOS	EUSART synchronous data output.		
	CLCIN3	TTL/ST	—	Configurable Logic Cell 3 input.		
RB6/ANB6/SCK1 <sup>(1)</sup> / SCL1 <sup>(1,3)</sup>	RB6	TTL/ST	CMOS	General purpose I/O.		
	ANB6	AN	_	ADC Channel B6 input.		
	SCK1	TTL/ST	CMOS	SPI Clock 1.		
	SCL1	l <sup>2</sup> C	OD	I <sup>2</sup> C Clock 1.		
RB7/ANB7/SCK2 <sup>(1)</sup> / SCL2 <sup>(1,3)</sup>	RB7	TTL/ST	CMOS	General purpose I/O.		
	ANB7	AN	—	ADC Channel B7 input.		
	SCK2	TTL/ST	CMOS	SPI Clock 2.		
	SCL2	I <sup>2</sup> C	OD	I <sup>2</sup> C Clock 2.		
RC0/ANC0/C2IN0+	RC0	TTL/ST	CMOS	General purpose I/O.		
	ANC0	AN	_	ADC Channel C0 input.		
	C2IN0+	AN	_	Comparator C2 positive input.		
RC1/ANC1/C1IN1-/C2IN1-	RC1	TTL/ST	CMOS	General purpose I/O.		
	ANC1	AN	_	ADC Channel C1 input.		
	C1IN1-	AN	_	Comparator C1 negative input.		
	C2IN1-	AN	_	Comparator C2 negative input.		
RC2/ANC2/C1IN2-/C2IN2-/	RC2	TTL/ST	CMOS	General purpose I/O.		
MDCIN1 <sup>(1)</sup>	ANC2	AN	_	ADC Channel C2 input.		
	C1IN2-	AN	—	Comparator C1 negative input.		
	C2IN2-	AN	_	Comparator C2 negative input.		
	MDCIN1	TTL/ST	—	Modular Carrier input 1.		

TABLE 1-3: PIC16(L)F18346 PINOUT DESCRIPTION (CONTINUED)

Legend: AN = Analog input or output CMOS= CMOS compatible input or output OD = Open-Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ HV = High Voltage XTAL = Crystal levels

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers. See Register 13-2.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. See Register 13-2.

3: These I<sup>2</sup>C functions are bidirectional. The output pin selections must be the same as the input pin selections.

#### 4.2.3 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh), with the exception of banks 27, 28, and 29 (PPS and CLC registers). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

#### 4.2.4 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 4.5.2** "Linear Data Memory" for more information.

#### 4.2.5 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

#### 4.2.6 DEVICE MEMORY MAPS

The memory maps for PIC16(L)F18326/18346 are as shown in Table 4-4.

 $(\ldots,\ldots,\ldots,\ldots,(1))$ 

TABLE 4-3:	SPECIAI	LFUNCT	ION REG	SISIER	SUMMAR	KS 0-31	(ALL BA	anks)	
									Value on all

Offset	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	other Resets
All Bank	S										
000h	INDF0	Addressing physical re	this location gister)	n uses conte	ents of FSR0	H/FSR0L to	address dat	a memory (r	not a	**** ****	****
001h	INDF1	Addressing physical re-	Iressing this location uses contents of FSR1H/FSR1L to address data memory (not a sical register)								XXXX XXXX
002h	PCL	Program C	ounter (PC)	Least Signif	icant Byte					0000 0000	0000 0000
003h	STATUS	—	_	—	TO	PD	Z	DC	С	1 1000	q quuu
004h	FSR0L	Indirect Da	ta Memory A	Address 0 Lo	w Pointer					0000 0000	uuuu uuuu
005h	FSR0H	Indirect Da	ta Memory A	Address 0 Hi	gh Pointer					0000 0000	0000 0000
006h	FSR1L	Indirect Da	ta Memory A	Address 1 Lo	w Pointer					0000 0000	uuuu uuuu
007h	FSR1H	Indirect Da	ta Memory A	Address 1 Hi	gh Pointer					0000 0000	0000 0000
008h	BSR	—	_	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
009h	WREG	Working Register								0000 0000	uuuu uuuu
00Ah	PCLATH	Write Buffer for the upper 7 bits of the Program Counter								-000 0000	-000 0000
00Bh	INTCON	GIE	PEIE	—	—	—	—	—	INTEDG	001	001

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: These registers can be accessed from any bank.

IABLE	4-4: SPE			GISTER S		ANKS 0-31		(ט				
Address	Name	PIC16(L)F18326 PIC16(L)F18346	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 28	3											
					CPU CORE R	EGISTERS; see	Table 4-2 for sp	ecifics				
E21h	SSP1DATPPS	X —	_	—	—		S	SP1DATPPS<4:(	)>		1 0001	u uuuu
		— X	—	_	—		S	SP1DATPPS<4:(	)>		0 1100	u uuuu
E22h	SSP1SSPPS	X —	—	_	_		S	SP1SSPPS<4:0	>		1 0011	u uuuu
		— X	—	_	—		S	SP1SSPPS<4:0	>		1 0100	u uuuu
E23h	—	—				Unimple	emented				-	—
E24h	RXPPS	X —	—	—	—		RXPPS<4:0>					u uuuu
		— X	—	—	—			RXPPS<4:0>			0 1101	u uuuu
E25h	TXPPS	X —	—	—	—			TXPPS<4:0>			1 0100	u uuuu
		— X	_	—	—			TXPPS<4:0>			0 1111	u uuuu
E26h	—	—				Unimple	emented				-	-
E27h	—	—				Unimple	emented				-	—
E28h	CLCIN0PPS	X —	_	_	_		(	CLCIN0PPS<4:0	>		1 0011	u uuuu
		— X	_				(	CLCIN0PPS<4:0	>		0 0010	u uuuu
E29h	CLCIN1PPS	× —	_				(	CLCIN1PPS<4:0	>		0 0100	u uuuu
		— X	_	_	—		(	CLCIN1PPS<4:0	>		1 0011	u uuuu
E2Ah	CLCIN2PPS	X —	—	_	_		(	CLCIN2PPS<4:0	>		1 0001	u uuuu
		— X	_	—	—		(	CLCIN2PPS<4:0	>		0 1100	u uuuu
E2Bh	CLCIN3PPS	X —	_	_	_		(	CLCIN3PPS<4:0	>		0 0101	u uuuu
		— X		_	_		(	CLCIN3PPS<4:0	>		0 1101	u uuuu
E2Ch	T3CKIPPS	X —	_	—	—			T3CKIPPS<4:0>			1 0001	u uuuu

T3CKIPPS<4:0>

T3GPPS<4:0>

T3GPPS<4:0>

T5CKIPPS<4:0>

T5CKIPPS<4:0>

T5GPPS<4:0>

T5GPPS<4:0>

#### DECICIER OUNDARY DANKS A AL (CONTINUED)

E2Dh

E2Eh

E2Fh

T3GPPS

**T5CKIPPS** 

T5GPPS

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Legend:

—

\_

\_

\_

\_

\_

—

\_

\_

\_

\_

\_

Only on PIC16F18326/18346. Note 1:

> Register accessible from both User and ICD Debugger. 2:

Х

Х

Х

Х

Х –

Χ.

Х -

—

\_

\_

\_

\_

\_

---0 0101

---1 0001

---1 0100

---1 0001

---0 0101

---1 0001

---u uuuu

---u uuuu

---u uuuu

---u uuuu

---u uuuu

---u uuuu

---1 0100 ---u uuuu

#### 7.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR), Brown-out Reset (BOR), or a wake-up from Sleep. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

#### 7.2.1.4 4x PLL

The oscillator module contains a PLL that can be used with external clock sources to provide a system clock source. The input frequency for the PLL must fall within specifications. See the PLL Clock Timing Specifications in Table 35-9.

The PLL may be enabled for use by one of two methods:

- 1. Program the RSTOSC bits in the Configuration Word 1 to enable the EXTOSC with 4x PLL.
- 2. Write the NOSC<2:0> bits in the OSCCON1 register to enable the EXTOSC with 4x PLL.

#### 7.2.1.5 Secondary Oscillator

The secondary oscillator is a separate oscillator block that can be used as an alternate system clock source. The secondary oscillator is optimized for 32.768 kHz, and can be used with an external crystal oscillator connected to the SOSCI and SOSCO device pins, or an external clock source connected to the SOSCIN pin. The secondary oscillator can be selected during run-time using clock switching. Refer to **Section 7.3 "Clock Switching"** for more information.

#### FIGURE 7-5:

QUARTZ CRYSTAL OPERATION (SECONDARY



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
    - AN826, Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices (DS00826)
    - AN849, Basic PICmicro<sup>®</sup> Oscillator Design (DS00849)
    - AN943, Practical PICmicro<sup>®</sup> Oscillator Analysis and Design (DS00943)
    - AN949, Making Your Oscillator Work (DS00949)
    - TB097, Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS (DS91097)
    - AN1288, Design Practices for Low-Power External Oscillators (DS01288)

### FIGURE 7-6: CLOCK SWITCH (CSWHOLD = 0) OSCCON1 WRITTEN OSC #1 OSC #2 ORDY Note 2 NOSCR Note '1 CSWIF USER CLEAR **CSWHOLD**

Note 1: CSWIF is asserted coincident with NOSCR; interrupt is serviced at OSC#2 speed. 2: The assertion of NOSCR is hidden from the user because it appears only for the duration of the switch.



#### FIGURE 7-7: CLOCK SWITCH (CSWHOLD = 1)

#### EXAMPLE 11-3: ERASING ONE ROW OF PROGRAM FLASH MEMORY

; This sample row erase routine assumes the following: ; 1.A valid address within the erase row is loaded in variables ADDRH:ADDRL ; 2.ADDRH and ADDRL are located in common RAM (locations 0x70 - 0x7F) NVMADRL BANKSEL MOVF ADDRL,W MOVWF NVMADRL ; Load lower 8 bits of erase address boundary MOVF ADDRH,W ; Load upper 6 bits of erase address boundary MOVWF NVMADRH NVMCON1, NVMREGS ; Choose Program Flash Memory area BCF ; Specify an erase operation BSF NVMCON1, FREE ; Enable writes NVMCON1,WREN BSF BCF INTCON, GIE ; Disable interrupts during unlock sequence ; -----REQUIRED UNLOCK SEQUENCE:-----MOVLW 55h ; Load 55h to get ready for unlock sequence MOVWF NVMCON2 ; First step is to load 55h into NVMCON2 ; Second step is to load AAh into W AAh MOVLW NVMCON2 MOVWF ; Third step is to load AAh into NVMCON2 BSF NVMCON1,WR ; Final step is to set WR bit ; Re-enable interrupts, erase is complete BSF INTCON, GIE NVMCON1,WREN BCF ; Disable writes

#### TABLE 11-2: NVM ORGANIZATION AND ACCESS INFORMATION

	Master Values		NV	MREG Acce	FSR Access				
Memory Function	Program Counter (PC), ICSP™ Address	Memory Type	NVMREGS bit (NVMCON1)	NVMADR <14:0>	Allowed Operations	FSR Address	FSR Programming Address		
Reset Vector	0000h		0	0000h		8000h			
User Memory	0001h	Program	0	0001h		8001h			
	0003h	Flash		0003h	READ	8003h			
INT Vector	0004h	Memory	0	0004h	WRITE	8004h	READ-ONET		
User Memory	0005h		0	0005h			] [	8005h	
	3FFFh			3FFFh		BFFFh			
User ID		Program	1	0000h					
		Flash Memory		0003h	READ				
Reserved		_	—	0004h	—				
Rev ID			1	0005h		No	Access		
Device ID	No PC Address		1	0006h		NU ACCESS			
CONFIG1		Program	1	0007h					
CONFIG2		Memory	1	0008h	READ				
CONFIG3			1	0009h					
CONFIG4				000Ah					
User Memory		EEPROM	1	7000h	READ	7000h	READ-ONLY		
				70FFh	WRITE	70FFh			

#### 11.4.6 MODIFYING PROGRAM FLASH MEMORY

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

#### FIGURE 11-6: PROGRAM FLASH MEMORY MODIFY FLOWCHART



R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0		
SLRB7	SLRB6	SLRB5	SLRB4	—	—	_	_		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all			R/Value at all o	ther Resets					
'1' = Bit is set		'0' = Bit is clea	ared						

#### REGISTER 12-15: SLRCONB: PORTB SLEW RATE CONTROL REGISTER

bit 7-4	SLRB<7:4>: PORTB Slew Rate Control on pins RB<7:4>, respectively
	1 = Slew rate enabled
	0 = Slew rate disabled

bit 3-0 Unimplemented: Read as '0'

#### REGISTER 12-16: INLVLB: PORTB INPUT LEVEL CONTROL REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
INLVLB7	INLVLB6	INLVLB5	INLVLB4	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 INLVLB<7:4>: PORTB Input Level Select on pins RB<7:4>, respectively 1 = ST input used for PORT reads

0 = TTL input used for PORT reads

bit 3-0 Unimplemented: Read as '0'

#### 16.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR subsystem can be configured to supply a reference voltage to the following:

- · ADC input channel
- ADC positive reference
- Comparator positive input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

Note: Fixed Voltage Reference output cannot exceed VDD.

#### 16.1 Independent Gain Amplifiers

The output of the FVR, which is supplied to the ADC, Comparators and DAC, is routed through two independent programmable gain amplifiers. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 22.0 "Analog-to-Digital Converter (ADC) Module" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module. Reference Section 24.0 "5-bit Digital-to-Analog Converter (DAC1) Module" and Section 18.0 "Comparator Module" for additional information.

#### 16.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. See Table 35-16 for FVR start-up times.

#### FIGURE 16-1: VOLTAGE REFERENCE BLOCK DIAGRAM



© 2016-2017 Microchip Technology Inc.

#### FIGURE 19-2: SIMPLIFIED PWM BLOCK DIAGRAM



#### 19.1.1 PWM PERIOD

Referring to Figure 19-1, the PWM output has a period and a pulse width. The frequency of the PWM is the inverse of the period (1/period).

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

#### EQUATION 19-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value) **Note:** TOSC = 1/FOSC

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWMx pin is set (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM pulse width is latched from PWMxDC.

Note:	If the pulse-width value is greater than the	е
	period, the assigned PWM pin(s) will	11
	remain unchanged.	

#### 19.1.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDC register. The PWMxDCH contains the eight MSbs and bits <7:6> of the PWMxDCL register contain the two LSbs.

The PWMDC register is double-buffered and can be updated at any time. This double buffering is essential for glitch-free PWM operation. New values take effect when TMR2 = PR2. Note that PWMDC is left-justified.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (Fosc), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

Equation 19-2 is used to calculate the PWM pulse width.

Equation 19-3 is used to calculate the PWM duty cycle ratio.

#### EQUATION 19-2: PULSE WIDTH

Pulse Width =  $(PWMxDC) \bullet T_{OSC} \bullet$ 

• (TMR2 Prescale Value)

#### EQUATION 19-3: DUTY CYCLE RATIO

Duty Cycle Ratio =  $\frac{(PWMxDC)}{4(PR2+1)}$ 

Full-Bridge Reverse Mode

In Full-Bridge Reverse mode (MODE<2:0> = 011),

CWGxC is driven to its active state and CWGxB is modulated while CWGxA and CWGxD are driven to

their inactive state, as illustrated at the bottom of

20.2.4.2

Figure 20-6.

#### 20.2.4.1 Full-Bridge Forward Mode

In Full-Bridge Forward mode (MODE<2:0> = 010), CWGxA is driven to its active state and CWGxD is modulated while CWGxB and CWGxC are driven to their inactive state, as illustrated at the top of Figure 20-6.

#### FIGURE 20-6: EXAMPLE OF FULL-BRIDGE OUTPUT



### 20.2.4.3 Direction Change in Full-Bridge Mode

In Full-Bridge mode, changing MODE<2:0> controls the forward/reverse direction. Changes to MODE<2:0> change to the new direction on the next rising edge of the modulated input.

A direction change is initiated in software by changing the MODE<2:0> bits of the WGxCON0 register. The sequence is illustrated in Figure 20-7.

- The associated active output CWGxA and the inactive output CWGxC are switched to drive in the opposite direction.
- The previously modulated output CWGxD is switched to the inactive state, and the previously inactive output CWGxB begins to modulate.
- CWG modulation resumes after the direction-switch dead band has elapsed.

### 21.7 Register Definitions: CLC Control

		D 0/0									
R/W-0/0	0-0	R-0/0	K/W-0/0	R/W-U/U	R/VV-0/0	R/W-U/U	R/W-0/0				
	—	LCXOUT	LCXINTP	LCXINTN	L	CXMODE<2:0	>				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'					
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value	at POR and BO	R/Value at all c	ther Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7	LCxEN: Conf	igurable Logic	Cell Enable b	it							
	1 = Configura	= Configurable logic cell is enabled and mixing input signals									
		able logic cell i	s disabled and	nas logic zero	ooutput						
DIT 6	Unimplemen	ted: Read as									
bit 5	LCxOUT: Configurable Logic Cell Data Output bit										
	Read-only: lo	gic cell output	data, after LCI	POL; sampled		l.					
bit 4	LCXINTP: Configurable Logic Cell Positive Edge Going Interrupt Enable bit										
	I = CLCXIF V 0 = CLCXIF V	will be set wher will not be set	n a rising edge	e occurs on CL	CXUUT						
hit 3		nfigurable Log	ic Cell Negativ	ve Edge Going	Interrunt Enab	le hit					
Sit 0	1 = CI CxIF will be set when a falling edge occurs on CI CxOUT										
	0 = CLCxIF will not be set										
bit 2-0	LCxMODE<2	::0>: Configura	ble Logic Cell	Functional Mo	ode bits						
	111 = Cell is 1-input transparent latch with S and R										
	110 = Cell is	110 = Cell is J-K flip-flop with R									
	101 = Cell is	101 = Cell is 2-input D flip-flop with R									
	100 = Cell is	S-R latch	lop with 5 and	IR							
	010 = Cell is	4-input AND									
	001 = Cell is	OR-XOR									
	000 = Cell is	AND-OR									

#### REGISTER 21-1: CLCxCON: CONFIGURABLE LOGIC CELL CONTROL REGISTER

### 22.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- · Result formatting

#### 22.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin will be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined						
	as a digital input may cause the input						
	buffer to conduct excess current.						

#### 22.1.2 CHANNEL SELECTION

There are several channel selections available:

- Five PORTA pins (RA0-RA2, RA4-RA5)
- Four PORTB pins (RB4-RB7, PIC16(L)F18346 only)
- Six PORTC pins (RC0-RC5, PIC16(L)F18326)
- Eight PORTC pins (RC0-RC7, PIC16(L)F18346 only)
- Temperature Indicator
- DAC output
- Fixed Voltage Reference (FVR)
- Vss (ground)

The CHS<5:0> bits of the ADCON0 register (Register 22-1) determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 22.2 "ADC Operation**" for more information.

Note: It is recommended that when switching from an ADC channel of a higher voltage to a channel of a lower voltage, that the user selects the Vss channel before connecting to the channel with the lower voltage. If the ADC does not have a dedicated VSS input channel, the VSS selection (DAC1R<4:0> = b'00000') through the DAC output channel can be used. If the DAC is in use, a free input channel can be connected to Vss, and can be used in place of the DAC.

#### 22.1.3 ADC VOLTAGE REFERENCE

The ADPREF<1:0> bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR 2.048V
- FVR 4.096V (Not available on LF devices)

The ADNREF bit of the ADCON1 register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See Section 22.0 "Analog-to-Digital Converter (ADC) Module" for more details on the Fixed Voltage Reference.

#### 22.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS<2:0> bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- · Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- ADCRC (dedicated RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 12 TAD periods as shown in Figure 22-2.

For correct conversion, the appropriate TAD specification must be met. Refer to Table 35-13 for more information. Table 22-1 gives examples of appropriate ADC clock selections.

**Note:** Unless using the ADCRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.



U

**S** 

F18326/18346

DS40001839B-page 254

Preliminary

#### 30.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

#### 30.6.11 EFFECTS OF A RESET

A Reset disables the MSSPx module and terminates the current transfer.

#### 30.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCL1IF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 30.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I<sup>2</sup>C port to its Idle state (Figure 30-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

#### FIGURE 30-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



				RCEN	DEN	ROFN	SEN		
GCEN	ACROTAT	ACRUT	ACKEN	ROEN	FLIN	RGEN	SEN bit 0		
							DILO		
Logond									
D - Doodo	blo bit		hit	LI - Unimplemented bit read as '0'					
		vv = vvritable bit		0 = 0 miniplemented bit, read as $0$					
u = Dit is u	nchangeu	x = Bit is unknown		-11/11 = value at POR and BOR/value at all other Resets					
1 - DIL 18 3	Sel		areu		a by hardware	3 - 05er set			
bit 7	<b>GCEN:</b> Gene 1 = Enable in 0 = General c	ral Call Enable terrupt when a call address dis	e bit (in I <sup>2</sup> C Sla general call a sabled	ve mode only) ddress (0x00 c	or 00h) is receiv	ed in the SSPS	SR		
bit 6	ACKSTAT: Ac 1 = Acknowle 0 = Acknowle	cknowledge St dge was not re dge was recei	atus bit (in I <sup>2</sup> C eceived ved	mode only)					
bit 5	ACKDT: Ackr In Receive me Value transmi 1 = Not Ackno 0 = Acknowle	ACKDT: Acknowledge Data bit (in I <sup>2</sup> C mode only) In Receive mode: Value transmitted when the user initiates an Acknowledge sequence at the end of a receive 1 = Not Acknowledge 0 = Acknowledge							
bit 4	ACKEN: Acku In Master Reg 1 = Initiate A Automati 0 = Acknowle	nowledge Seq <u>ceive mode:</u> Acknowledge cally cleared b edge sequence	uence Enable sequence on by hardware. e idle	bit (in I <sup>2</sup> C Mas SDA and S	ter mode only) CL pins, and	transmit ACk	CDT data bit.		
bit 3	RCEN: Recei 1 = Enables F 0 = Receive ie	ve Enable bit ( Receive mode dle	(in I <sup>2</sup> C Master ) for I <sup>2</sup> C	mode only)					
bit 2	<b>PEN:</b> Stop Co 1 = Initiate Sto 0 = Stop conc	<b>PEN:</b> Stop Condition Enable bit (in I <sup>2</sup> C Master mode only) 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Stop condition Idle							
bit 1	RSEN: Repea 1 = Initiate R 0 = Repeated	<ul> <li>RSEN: Repeated Start Condition Enable bit (in I<sup>2</sup>C Master mode only)</li> <li>1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Repeated Start condition Idle</li> </ul>							
bit 0	SEN: Start Co In Master mod 1 = Initiate Sta 0 = Start cond	<ul> <li>SEN: Start Condition Enable/Stretch Enable bit</li> <li><u>In Master mode:</u></li> <li>1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Start condition Idle</li> </ul>							
	1 = Clock stre 0 = Clock stre	<u>∍.</u> etching is enab etching is disat	oled for both sla bled	ave transmit ar	nd slave receive	e (stretch enabl	ed)		
Note 1:	For hits ACKEN R	CEN PEN R	SEN SEN If th	ne l <sup>2</sup> C module	is not in the idle	state these hi	ts may not be		

### **REGISTER 30-3:** SSPxCON2: SSPx CONTROL REGISTER 2 (I<sup>2</sup>C MODE ONLY)<sup>(1)</sup>

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the idle state, these bits may not be set (no spooling) and the SPPxBUF may not be written.

## TABLE 35-11: RESET, WATCHDOG TIMER, OSCILLATOR, START-UP TIMER, POWER-UP TIMER, BROWN-OUT RESET AND LOW POWER BROWN-OUT RESET SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions	
RST01	TMCLR	MCLR Pulse Width Low to ensure Reset	2	—	—	μS	$\wedge$	
RST02	Tioz	I/O high-impedance from Reset detection	—	—	2	μS		
RST03	Twdt	Watchdog Timer Time-out Period	10	16	27	ms	16 ms Nominal Reset Time	
RST04*	TPWRT	Power-up Timer Period	40	65	140	ms		
RST05	Tost	Oscillator Start-up Timer Period <sup>(1,2)</sup>	—	1024	—	Tosc	(Note3)	
RST06	VBOR	Brown-out Reset Voltage <sup>(4)</sup>	2.55	2.70	2.85	V	BORV = 0	
			2.30	2.45	2.60	V	BORV = 1 (PIC16F18326/18346)	
			1.80	1.90	2.10	V	BORV = 1 (PIC162+18326/18346)	
RST07	VBORHYS	Brown-out Reset Hysteresis	0	25	75	mV `	$\langle \rangle = 2$	
RST08	TBORDC	Brown-out Reset Response Time	1	3	35	μS		
RST09	VLPBOR	Low-Power Brown-out Reset Voltage	1.8	2.1	2.5	×	PIC16LF18326/18346	

\* These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (Tcy) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC\* pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: By design.
  - **3:** Period of the slower clock.
  - 4: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.

### 37.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> X IDE Software
  - MPLAB Xpress IDE Software
  - Microchip Code Configurator (MCC)
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB X SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

#### 37.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- Simultaneous debugging sessions
- File History and Bug Tracking:
- · Local file history feature
- Built-in support for Bugzilla issue tracker

#### 20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]





Microchip Technology Drawing C04-255A Sheet 1 of 2