

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 27x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30290fahp-u5a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

7.5 CPU Clock and Peripheral Function Clock

The CPU clock is used to operate the CPU and peripheral function clocks are used to operate the peripheral functions.

7.5.1 CPU Clock

This is the operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, on-chip oscillator clock or the PLL clock.

If the main clock or on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and bits CM17 to CM16 in CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to 0 and bits CM17 and CM16 to 002 (undivided).

After reset, the on-chip oscillator clock divided by 16 provides the CPU clock.

Note that when entering stop mode from high or middle speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, or when the CM05 bit in the CM0 register is set to 1 (main clock turned off) in low-speed mode, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode).

7.5.2 Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32, fCAN0)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fisio are derived from the main clock, PLL clock, or on-chip oscillator clock divided by i. The clock fi is used for Timer A, Timer B, SI/O3 and SI/O4 while fiSIO is used for UART0 to UART2. Additionally, the f1 and f2 clocks are also used for dead time timer, Timer S, multi-master I^2C bus. The fAD clock is produced from the main clock, PLL clock or on-chip oscillator clock, and is used for the A/D converter.

The fCAN0 clock is derived from the main clock, PLL clock or on-chip oscillator clock devided by 1 (undivided), 2, 4, 8, or 16, and is used for the CAN module.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to 1 (peripheral function clock turned off during wait mode), or when the MCU is in low power dissipation mode, the fi, fisio, fAD, and fCAN0 clocks are turned off. (Note 1)

The fC32 clock is produced from the sub clock, and is used for timers A and B. This clock can only be used when the sub clock is on.

Note 1: fCAN0 clock stops at "H" in CAN0 sleep mode.

7.5.3 ClockOutput Function

The f1, f8, f32 or fC clock can be output from the CLKOUT pin. Use the PCLK5 bit in the PCLKR register and bits CM01 to CM00 in the CM0 register to select. **Table 7.3** shows the function of the CLKOUT pin.

PCLK5	CM01	CM00	The function of the CLKout pin
0	0	0	I/O port P90
0	0	1	fC
0	1	0	f8
0	1	1	f32
1	0	0	f1
1	0	1	Do not set
1	1	0	Do not set
1	1	1	Do not set

Table 7.3 The function of the CLKOUT pin





9.1.1 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

9.1.1.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

9.1.1.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to 1 (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

9.1.1.3 BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

9.1.1.4 INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 1 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to 0 (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



9.3.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to 1 (= enabled) enables the maskable interrupt. Setting the I flag to 0 (= disabled) disables all maskable interrupts.

9.3.2 IR Bit

The IR bit is set to 1 (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to 0 (= interrupt not requested).

The IR bit can be cleared to 0 in a program. Note that do not write 1 to this bit.

9.3.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 9.3 shows the settings of interrupt priority levels and **Table 9.4** shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- · I flag = 1
- · IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	↓
1112	Level 7	High

Table 9.3 Settings of Interrupt Priority Levels

Table 9.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled



b6	b5	b4	b3	b2	b1	b0	Symbol TA2MR t	o TA4MR	Address 039816 to 039	After Reset	
\cdot		÷		Ļ	Ļ	Ļ					
					-		Bit Symbol	Bit	Name	Function	RV
			1	1	ł	ι.	TMOD0	о <i>г</i>		b1 b0	RW
					ί.		TMOD1	Operation n	node select bit	0 1: Event counter mode	RW
							MR0	To use two-	phase pulse sig	nal processing, set this bit to 0	RW
			!.				MR1	To use two	phase pulse sig	gnal processing, set this bit to 0	RW
							MR2	To use two	-phase pulse si	gnal processing, set this bit to 1	RW
	i.						MR3	To use two	-phase pulse si	gnal processing, set this bit to 0	RW
				TCK0	Count opera	ation type	0: Reload type 1: Free-run type	RW			
							TCK1	Two-phase processing select bit ⁽¹⁾	pulse signal operation	0: Normal processing operation 1: Multiply-by-4 processing operation	RW

If two-phase pulse signal processing is desired, following register settings are required:
 Set the TAiP bit in the UDF register to 1 (two-phase pulse signal processing function enabled).
 Set bits TAiTGH and TAiTGL in the TRGSR register to 002 (TAiIN pin input).

• Set the port direction bits for TAIIN and TAIOUT to 0 (input mode).

Figure 12.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)





Figure 12.34 Sawtooth Wave Modulation Operation



; b) (b	8 0)b7	b0	Symbol G1TM0 G1TM3 G1TM6	Address to G1TM2 030116-030016, to G1TM5 030716-030616, to G1TM7 030D16-030C16,	030316-030216, 030916-030816, 030F16-030E1	After Re 030516-030416 Indeterr 030B16-030A16 Indeterr 6 Indeterr	eset ninte ninte ninte
		Γ		Function		Setting Range	RW
			The base measure	e timer value is stored eve ment timing	ry		RO
			Symb G1PC G1PC	ol Ad ocR0 to G1POCR3 03 oCR4 to G1POCR7 03	(j=0 to 7) dress 1016, 031116, 03 1416, 031516, 03	After R 31216, 031316 0X00 X 31616, 031716 0X00 X	eset (X002 (X002
			Bit Symbol	Bit Name		Function	RW
		·	MOD0	Operating mode	^{b1b0} 00: Single v 01: SR wav	vaveform output mode eform output mode ⁽¹⁾	RW
			MOD1	select bit	10: Phase-o output r 11: Do not s	delayed waveform node set to this value	RW
			(b3-b2)	Nothing is assigned. If When read, their conten	necessary, se its are undefir	t to 0. ned	-
			IVL	Output initial value select bit ⁽⁴⁾	0: "L" output 1: "H" outpu	as a default value t as a default value	RW
			RLD	G1POj register value reload timing select bit	0: Reloads t value is w 1: Reloads t the base	he G1POj register when vritten he G1POj register when timer is reset	RW
			(b6)	Nothing is assigned. If When read, its content i	necessary, se is undefined	t to 0.	-
			INV	Inverse output function select bit ⁽²⁾	0: Output is 1: Output is	not inversed inversed	RW
NOTES : 1. This corr prov 2. The to 1 prov 3. In t cha	s setting i respondir vide wave inverse , and "H" vided by he SR wa nnel (ney	is enabled ng odd ch eform out output fur ' signal is setting it t aveform c tt channe	INV d only for e annel (ne) put. Odd nction is th provided a to 1. putput mod I after the	Inverse output function select bit ⁽²⁾ even channels. In SR way tt channel after an even c channels provide no wave te final step in waveform g a default output by setting de, set not only the even c even channel).	0: Output is 1: Output is veform output hannel) are ig sform output. generating pro- the IVL bit to shannel but als	not inversed inversed mode, values written to t nored. Even channels cess. When the INV bit is 0, and an "L" signal is so the correspoinding eve	the s so

Figure 13.6 G1TM0 to G1TM7 Registers, and G1POCR0 to G1POCR7 Registers

14.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register (i=0 to 2) to select the transfer clock polarity. **Figure 14.11** shows the polarity of the transfer clock.

(1) When the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)
TxDi $D0 \neq D1 D2$ D3 D4 D5 D6 D7
RXDi D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7
(2) When the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)
TxDi $\underline{D0 \ 0 \ D1 \ D2} \ \underline{D3 \ D4 \ D5 \ D6 \ D7}$
RXDi D0 D1 D2 D3 D4 D5 D6 D7
i = 0 to 2
 NOTES: 1. This applies to the case where the UFORM bit in the UiC0 register is set to 0 (LSB first) and the UiLCH bit in the UiC1 register is set to 0 (no reverse). 2. When not transferring, the CLKi pin outputs a high signal.

Figure 14.11 Polarity of transfer clock

14.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register (i=0 to 2) to select the transfer format. **Figure 14.12** shows the transfer format.

(1) When the UEORM bit in the UiC0 register 0 (LSB first)
TxDi D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7
RxDi D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7
(2) When the UFORM bit in the UiC0 register is set to 1 (MSB first)
TxDi D7 <u> D6 <u></u> D5 <u></u> D4 <u></u> D3 <u></u> D2 <u></u> D1 <u></u> D0</u>
RxDi D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0
i = 0 to 2
NOTE: 1. This applies to the case where the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UiLCH bit in the UiC1 register 0 (no reverse).

Figure 14.12 Transfer format



14.1.2.4 Serial Data Logic Switching Function (UART2)

The data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. **Figure 14.19** shows serial data logic.

(1) When the	U2LCH bit in the U2C1 register is set to 0 (no reverse)
Transfer clock	
TxD2 (no reverse)	"H" <u>ST (D0) D1) D2) D3) D4) D5) D6) D7) P</u> SP
(2) When the	U2LCH bit in the U2C1 register is set 1 (reverse)
Transfer clock	
TxD2 (reverse)	"H" <u>ST (D0) D1) D2) D3) D4) D5) D6) D7) P</u> SP
NOTE: 1. This appli (transmit the U2C0 to 0 (1 st	es to the case where the CKPOL bit in the U2C0 register is set to 0 P: Parity bit data output at the falling edge of the transfer clock), the UFORM bit in SP: Stop bit o register is set to 0 (LSB first), the STPS bit in the U2MR register is set op bit) and the PRYE bit in the U2MR register is set to 1 (parity

Figure 14.19 Serial Data Logic Switching

14.1.2.5 TxD and RxD I/O Polarity Inverse Function (UART2)

This function inverses the polarities of the TxD2 pin output and RxD2 pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. **Figure 14.20** shows the TxD pin output and RxD pin input polarity inverse.

(1) When the IOPOL bit in the U2MR register is set to 0 (no reverse)
TxD2 "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP
RxD2 "H" ST (D0) D1) D2) D3) D4) D5) D6) D7) P) SP (no reverse) "L"
(2) When the IOPOL bit in the U2MR register is set to 1 (reverse)
ТхD2 "H" (reverse) "L" ST <u>V D0 V D1 V D2 V D3 V D4 V D5 V D6 V D7 V</u> P V SP
RxD2 "H" ST D0 D1 D2 D3 D4 D5 D6 D7 P SP (reverse)
NOTE: 1. This applies to the case where the UFORM bit in the U2C0 register is set to 0 (LSB first), the STPS bit in the U2MR register is set to 0 (1 stop bit) and the PRYE bit in the U2MR register is set to 1 (parity enabled). ST: Start bit P: Parity bit SP: Stop bit

Figure 14.20 TxD and RxD I/O Polarity Inverse

15.1.6 Simultaneous Sample Sweep Mode

In simultaneous sample sweep mode, analog voltages applied to the selected pins are converted one-byone to a digital code. The input voltages of AN0 and AN1 are sampled simultaneously using two circuits of sample and hold circuit. **Table 15.8** shows the simultaneous sample sweep mode specifications. **Figure 15.16** shows the operation example in simultaneous sample sweep mode. **Figure 15.17** shows registers ADCON0 to ADCON2 and **Figure 15.18** shows ADTRGCON registers in simultaneous sample sweep mode. **Table 15.9** shows the trigger select bit setting in simultaneous sample sweep mode. In simultaneous sample sweep mode, Timer B0 underflow can be selected as a trigger by combining software trigger, <u>ADTRG</u> trigger, Timer B2 underflow, Timer B2 interrupt generation frequency setting counter underflow or A/D trigger mode of Timer B.

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and
	ADGSEL0 in the ADCON2 register select pins. Analog voltage applied
	to the selected pins is converted one-by-one to a digital code. At this time,
	the input voltage of AN0 and AN1 are sampled simultaneously.
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is 0 (software trigger)
	Set the ADST bit in the ADCON0 register to 1 (A/D conversion started)
	When the TRG bit in the ADCON0 register is 1 (hardware trigger)
	The trigger is selected by bits TRG1 and HPTRG0 (See Table 15.9)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST
	bit to 1 (A/D conversion started)
	Timer B0, B2 or Timer B2 interrupt generation frequency setting counter
	underflow after setting the ADST bit to 1 (A/D conversion started)
A/D Conversion Stop Condition	A/D conversion completed (If selecting software trigger, the ADST bit is
	automatically set to 0).
	Set the ADST bit to 0 (A/D conversion halted)
Interrupt Generation Timing	A/D conversion completed
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),
	or AN₀ to AN⁊ (8 pins) ⁽¹⁾
Readout of A/D conversion result	Readout one of registers AN0 to AN7 that corresponds to the selected pin
NOTE:	

Table 15.8 Simultaneous Sample Sweep Mode Specifications

1. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.



Figure 15.16 Operation Example in Simultaneous Sample Sweep Mode

15.1.7 Delayed Trigger Mode 0

In delayed trigger mode 0, analog voltages applied to the selected pins are converted one-by-one to a digital code. The delayed trigger mode 0 used in combination with A/D trigger mode of Timer B. The Timer B0 underflow starts a single sweep conversion. After completing the ANo pin conversion, the AN1 pin is not sampled and converted until the Timer B1 underflow is generated. When the Timer B1 underflow is generated, the single sweep conversion is restarted with the AN1 pin. **Table 15.10** shows the delayed trigger mode 0 specifications. **Figure 15.19** shows the operation example in delayed trigger mode 0. **Figures 15.20** and **15.21** show each flag operation in the ADSTAT0 register that corresponds to the operation example. **Figure 15.22** shows registers ADCON0 to ADCON2 in delayed trigger mode 0. **Figure 15.23** shows the ADTRGCON register in delayed trigger mode 0 and **Table 15.11** shows the trigger select bit setting in delayed trigger mode 0.

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and ADGSEL0
	in the ADCON2 register select pins. Analog voltage applied to the input voltage of
	the selected pins are converted one-by-one to the digital code. At this time, timer B0
	underflow generation starts ANo pin conversion. Timer B1 underflow generation
	starts conversion after the AN1 pin. ⁽¹⁾
A/D Conversion Start	ANo pin conversion start condition
	•When Timer B0 underflow is generated if Timer B0 underflow is generated again
	before Timer B1 underflow is generated , the conversion is not affected
	•When Timer B0 underflow is generated during A/D conversion of pins after the
	AN1 pin, conversion is halted and the sweep is restarted from the AN0 pin again
	AN1 pin conversion start condition
	•When Timer B1 underflow is generated during A/D conversion of the AN0 pin, the
	input voltage of the AN1 pin is sampled. The AN1 conversion and the rest of the
	sweep start when AN ₀ conversion is completed.
A/D Conversion Stop	 When single sweep conversion from the AN0 pin is completed
Condition	•Set the ADST bit to 0 (A/D conversion halted) ⁽²⁾
Interrupt request	A/D conversion completed
generation timing	
Analog input pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins)
	and AN ₀ to AN ₇ (8 pins) ⁽³⁾
Readout of A/D conversion	Readout one of registers AN0 to AN7 that corresponds to the selected pins
result	

Table 15.10 Delayed Trigger Mode 0 Specifications

NOTES:

- 1. Set the larger value than the value of the timer B0 register to the timer B1 register. The count source for timer B0 and timer B1 must be the same.
- 2. Do not write 1 (A/D conversion started) to the ADST bit in delayed trigger mode 0. When write 1, unexpected interrupts may be generated.
- 3. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.





Figure 15.27 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 1

RENESAS



20.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands. The user ROM area can be rewritten with MCU mounted on a board without using the ROM writer. The program and block erase commands are executed only in the user ROM area.

When the interrupt requests are generated during the erase operation in CPU rewirte mode, the flash memory offers an erase suspend function to suspend the erase operation and process the interrupt operation. During the erase suspend function is operated, the user ROM area can be read by program.

Erase-write(EW) 0 mode and erase-write 1 mode are provided as CPU rewrite mode. **Table 20.3** lists differences between EW mode 0 and EW mode 1. One wait is required for the CPU erase-write control.

Item	EW mode 0	EW mode 1
Operation mode	Single chip mode	Single chip mode
Areas in which a	User ROM area	User ROM area
rewrite control		
program can be located		
Areas where	The rewrite control program must be	The rewrite control program can be
rewrite control	transferred to any other than the flash	excuted in the user ROM area
program can be	memory (e.g., RAM) before being	
executed ⁽²⁾	executed	
Areas which can be	User ROM area	User ROM area
rewritten		However, this excludes blocks with the
		rewrite control program
Software command	None	 Program, block erase command
Restrictions		Cannot be executed in a block having
		the rewite control program
		 Read Status Register command
		Cannot be executed
Mode after programming	Read Status Register Mode	Read Array mode
or erasing		
CPU state during auto-	Operating	In a hold state (I/O ports retain the state
write and auto-erase		before the command is excuted ⁽¹⁾
Flash memory status	Read the FMR00, FMR06, and	Read the FMR00, FMR06, and FMR07
detection	FMR07 bits in the FMR0 register	bits in the FMR0 registerby program
	by program	
	Execute the read status register	
	command to read bits SR7, SR5,	
	and SR4.	
Condition for transferring	Set bits FMR40 and FMR41 in	The FMR40 bit in the FMR4 register is
to erase-suspend ⁽³⁾	the FMR4 register to 1 by program.	set to 1 and the interruput request of
		an acknowledged interrupt is generated

Table 20.3 EW Mode 0 and EW Mode 1

NOTES:

- 1. Do not generate a DMA transfer.
- Block 1 and Block 0 are enabled for rewrite by setting FMR02 bit in the FMR0 register to 1 and setting FMR16 bit in the FMR1 register to 1. Block 2 to Block 5 are enabled for rewrite by setting FMR16 bit in the FMR1 register to 1.
- 3. The time, until entering erase suspend and reading flash is enabled, is maximum *td(SR-ES)* after satisfying the conditions.

20.6.6 DMA Transfer

In EW mode 1, do not generate a DMA transfer while the FMR00 bit in the FMR0 register is set to 0. (during the auto-programming or auto-erasing).

20.6.7 Writing Command and Data

Write the command codes and data to even addresses in the user ROM area.

20.6.8 Wait Mode

When entering wait mode, set the FMR01 bit to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

20.6.9 Stop Mode

When entering stop mode, the following settings are required:

• Set the FMR01 bit to 0 (CPU rewrite mode disabled) and disable the DMA transfer before setting the CM10 bit to 1 (stop mode).

20.6.10 Low Power Consumption Mode and On-Chip Oscillator-Low Power Consumption Mode

If the CM05 bit is set to 1 (main clock stopped), do not execute the following commands.

- Program
- Block erase

Figure 20.14 Full Status Check and Handling Procedure for Each Error

					Standard				
Symbol	mbol Paran				Condition	Min.	Typ.	Max.	- Unit .
Vон	Output High	P00 to P07, P10 to P17, F	P20 to P27, P30 to P37, P60 to P67,		lo⊢=-5mA	Vcc-2.0		Vcc	V
	("H") Voltage P70 to P77, P80 to P8			P90 to P93, P95 to P97, P100 to P107					
Vol	Output High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Ioн=-200μA	Vcc-0.3		Vcc	V
VOIT	("H") Voltage	P70 to P77, P80 to P87, F	P90 to P93	, P9₅ to P9⁊, P10₀ to P107					
	Output High ("H") Voltage	Хал	High Power	lo⊣=-1mA	Vcc-2.0		Vcc	
				Low Power	loн=-0.5mA	Vcc-2.0		Vcc	, `
VOH				High Power	No load applied		2.5		
		(H) voltage	ACOUT	Low Power	No load applied		1.6		
Vol	Output Low	P00 to P07, P10 to P17, F	20 to P27	r, P30 to P37, P60 to P67,	la_=5mA			2.0	V
	("L") Voltage	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107							
Va	Output Low	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Ιοι=200μΑ			0.45	V
VOL	("L") Voltage	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107							
	Output Low ("L") Voltage		Xout	High Power	lo _L =1mA			2.0	
				Low Power	IoL=0.5mA			2.0	
VOL	Output Low ("L") Voltage			High Power	No load applied		0		
			XCOUT	Low Power	No load applied		0		
Vt+-Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2I	n, INTo-IN	IT5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLK0-	SCL, SDA, CLK0-CLK2, TA20UT-TA40UT, KI0-KI3, RXD0-						
		RXD2, SIN3, SIN4							
Vt+-Vt-	Hysteresis	RESET				0.2		2.5	V
Vt+-Vt-	Hysteresis	XIN				0.2		0.8	V
Ін	Input High	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, "H") Current P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107		VI=5V			5.0	μA	
	("H") Current			s, P95 to P97, P10₀ to P107					
		XIN, RESET, CNVss							
lı∟	Input Low	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	VI=0V			-5.0	μA
	("L") Current	("L") Current P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 XIN, RESET, CNVss							
Rpullup	UP Pull-up P00 to P07, P10 to P17, F		P20 to P27	r, P3º to P37, P6º to P67,	VI=0V	30	50	170	kΩ
	Resistance	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
Rfxin	Feedback Re	sistance			1.5		MΩ		
Rfxcin	Feedback Resistance Xon						15		MΩ
Vram	RAM Standby Voltage				In stop mode	2.0			V

Table 21.8 Electrical Characteristics (Note 1)

Vcc = 5V

NOTES:

1. Referenced to Vcc=4.2 to 5.5V, Vss=0V at Topr=-20 to 85 ° C / -40 to 85 ° C, f(BCLK)=20MHz unless otherwise specified.

Vcc = 5V

Symbol	Deremeter			mont Condition		Standard			
			Min.	Тур.	Max.				
lcc	Power Supply Current	Output pins are left open and	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		18	25	mA	
	(Vcc=4.2 to 5.5V)	cc=4.2 to 5.5V) other pins are connected to Vss FI Pr FI er M	e Vss	On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA	
			Flash memory	f(BCLK) = 20 MHz, main clock, no division		18	25	mA	
				On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA	
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA	
			Flash memory erase	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA	
			Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25		μA	
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA	
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μA	
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA	
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA	
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		8.5		μA	
			f	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		3		μA	
				While clock stops, Topr = 25° C		0.8	3	μA	

Table 21.47 Electrical Characteristics (2) (Note 1)

NOTES:

1. Referenced to Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified.

With one timer operates, using fc32.
 This indicates the memory in which the program to be executed exists.

Timing Requirements

Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Symbol	Deremeter	Standard of	lock mode	High-speed	Llnit	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock 0 status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock 1 status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs

Table 21.61 Multi-master I²C bus Line

Symbol		Darameter			Condition	Standard			Linit
Symbol		Condition	Min.	Тур.	Max.				
Vон	Output High P0o to P07, P1o to P17, F		20 to P27, P30 to P37, P60 to P67,		Iон = -1 mA	Vcc-0.5		Vcc	V
	("H") Voltage	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
	Output High ("H") Voltage		Хол	High Power	Iон = -0.1 mA	Vcc-0.5		Vcc	V
Vau				Low Power	Іон = -50 μА	Vcc-0.5		Vcc	-
VOH	Output High ("H") Voltage		Хсолт	High Power	No load applied		2.5		v
				Low Power	No load applied		1.6		
Val	Output Low	P00 to P07, P10 to P17, F	20 to P27	r, P30 to P37, P60 to P67,	lo∟ = 1 mA			0.5	V
	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
	Output Low (High Power	lo∟ = 0.1 mA			0.5	V
Va		L) Vollage	XOUT	Low Power	lo∟= 50 μA			0.5	V
VOL	Output Low ("L") Voltage		Хсолт	High Power	No load applied		0		
				Low Power	No load applied		0		
Vt+-Vt-	√⊤- Hysteresis TA0ıN-TA4ıN, TB0IN-TB2		n, INTo-IN	IT5, NMI, ADTRG, CTS0-				0.8	V
		CTS2, SCL, SDA, CLK0-CLK2, TA2ar-TA4ar, KI0-KI3, Rxd0-							
		RXD2, SIN3, SIN4							
Vt+-Vt-	Hysteresis	RESET	RESET					1.8	V
Vt+-Vt-	Hysteresis	XIN				0.8	V		
Ін	Input High	P00 to P07, P10 to P17, F	P20 to P27, P30 to P37, P60 to P67,		VI = 3 V			4.0	μA
	("H") Current	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
lı∟	Input Low	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	$V_{I} = 0 V$			-4.0	μA
	("L") Current	P70 to P77, P80 to P87, F	P90 to P93, P95 to P97, P100 to P107						
		XIN, RESET, CNVss							
RPULLUP Pull-up		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,		$V_{I} = 0 V$	50	100	500	kΩ	
Df		P70 to P77, P80 to P87, F	P90 to P93, P95 to P97, P100 to P107				2.0		
RTXIN	Feedback Resistance		XIN				3.0		MΩ
Rfxan	Feedback Re	sistance	XCIN				25		MΩ
Vram	RAM Standby Voltage				In stop mode	2.0			V

Table 21.62 Electrical Characteristics (Note)

Vcc = 3V

NOTE:

1. Referenced to V ∞ = 3.0 to 3.6 V, V $_{SS}$ = 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified.

REVISION HISTORY

M16C/29 Hardware Manual

Rev.	Date		Description					
		Page	Summary					
		66	"9.3 Interrupt Control" is partly revised.					
		76	"9.6 INT Interrupt" and "9.7 INMI Interrupt" are partly revised.					
		77	"9.8 Key Input Interrupt" and "9.9 CAN0 Wake-up Interrupt" are partly revised.					
		80	"10. Watchdog Timer" is partly revised.					
		80, 81	"10.1 Count source protective mode" is partly revised.					
		81	Note 2 in Figure 10.2 is revised.					
		118	Figure 12.3.1 is partly revised.					
		121	"Three-phase output buffer register" in Figure 12.3.4 is partly revised.					
		133 to 138	Figure 13.1 to 13.6 are partly revised.					
		141	"Function enable register" in Figure 13.9 is partly revised.					
		150	Table 13.4.1 is partly revised.					
		161	"13.6 I/O Port Function Select" is partly revised.					
		198	Figure 14.1.4.1 is partly revised.					
		209	Figure 14.2.1 is partly revised.					
		210	Figure 14.2.2 is partly revised.					
		214	"Integral Nonlinearity Error" in Table 15.1 is partly revised.					
		253,254	Figure 16.6 and Figure 16.7 are partly revised.					
		261	"16.5.4 Bit 3: Arbitration lost detection flag" is partly revised.					
		266	"16.6.5 I2C system clock select bits" and Talbe 16.6 are partly revised.					
		275	"9)" in "16.13.2 Example of Slave Receive" is revised.					
		296	"17.3 Configuration of the CAN Module System Clock" is partly revised.					
		306	"18.1 CRC snoop" is partly revised.					
		337	Table 20.25 is partly revised.					
		368	"21.1 Flash Memory Performance" is partly revised.					
		367,368	"21.2 Memory Map" is partly revised.					
		372	"21.4 CPU Rewrite Mode" is partly revised.					
		373	"21.4.1 EW0 Mode" and "21.4.2 EW1 Mode" are partly revised.					
		374	"FMR01 Bit" is partly revised.					
		375	"FMR17 Bit" is partly revised.					
		383	"21.7.4 Program Command (4016)" is partly revised.					
		390	Table 21.9.1 and Note 2 are partly revised.					
		391,392	Figure 21.9.1 and Figure 21.9.2 are partly revised.					
		393,394	Figure 21.9.2.1 and Figure 21.9.2.2 are partly revised.					
		396	Table 21.11.1 and Note 1 are partly revised.					
		397,398	Figure 21.11.1 and Figure 21.11.2 are partly revised.					
		399	Figure 21.11.3 is partly revised.					
1.10	10/10/06	All Pages	Package code changed: 80P6Q-A to PLQP0080KB-A, 64P6Q-A to PLQP0064KB-A					
			Words standardized: Low voltage detection, CPU clock, MCU, SDA2, SCL2					