



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 27x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30290fahp-u9a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

#### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

#### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.


## 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

## 3. Register Notation

The symbols and terms used in register diagrams are described below.



\*1

Blank: Set to 0 or 1 according to the application.

0: Set to 0.

1: Set to 1.

X: Nothing is assigned.

\*2

RW: Read and write.

RO: Read only.

WO: Write only.

-: Nothing is assigned.

\*3

• Reserved bit

Reserved bit. Set to specified value.

\*4

• Nothing is assigned

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

22.9 A/D Converter	. 439
22.10 Multi-Master I <sup>2</sup> C bus Interface	. 441
22.10.1 Writing to the S00 Register	. 441
22.10.2 AL Flag	. 441
22.11 CAN Module	. 442
22.11.1 Reading C0STR Register	. 442
22.11.2 CAN Transceiver in Boot Mode	. 444
22.12 Programmable I/O Ports	. 445
22.13 Electric Characteristic Differences Between Mask ROM	. 446
22.14 Mask ROM Version	. 447
22.14.1 Internal ROM Area	. 447
22.14.2 Reserved Bit	. 447
22.15 Flash Memory Version	. 448
22.15.1 Functions to Inhibit Rewriting Flash Memory Rewrite	. 448
22.15.2 Stop Mode	. 448
22.15.3 Wait Mode	. 448
22.15.4 Low PowerDissipation Mode, On-Chip Oscillator Low Power Dissipation Mode	448
22.15.5 Writing Command and Data	. 448
22.15.6 Program Command	. 448
22.15.7 Operation Speed	. 448
22.15.8 Instructions Inhibited Against Use	. 448
22.15.9 Interrupts	. 449
22.15.10 How to Access	. 449
22.15.11 Writing in the User ROM Area	. 449
22.15.12 DMA Transfer	. 449
22.15.13 Regarding Programming/Erasure Times and Execution Time	. 449
22.15.14 Definition of Programming/Erasure Times	. 450
22.15.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle products	
( Normal: U7, U9; T-ver./V-ver.: U7)	. 450
22.15.16 Boot Mode	. 450
22.16 Noise	. 451
22.17 Instruction for a Device Use	452

## Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page
010016			
010116			
010216	CAN0 message box 10: Identifer/DLC		289
010316			
010416			
010516			
0106 <sub>16</sub> 0107 <sub>16</sub>			
010716			
010916			
010A <sub>16</sub>	CAN0 message box 10: Data field		289
010B <sub>16</sub>			
010C <sub>16</sub>			
010D <sub>16</sub>			
010E <sub>16</sub>	OANIO		000
010F <sub>16</sub>	CAN0 message box 10: time stamp		289
011016			
011116			
011216	CAN0 message box 11: Identifier/DLC		289
011316	CANO Message box 11. Identilien/DEC		209
011416			
011516			
011616			
011716			
011816			
0119 <sub>16</sub>	CAN0 message box 11: Data field		289
011A <sub>16</sub>			
011C <sub>16</sub>			
011D <sub>16</sub>			
011E <sub>16</sub>	-		
011F <sub>16</sub>	CAN0 message box 11: time stamp		289
012016			
012116			
012216	CANO massage have 10: Identificat/DLC		200
012316	CAN0 message box 12: Identifier/DLC		289
012416			
012516			
012616			
012716			
012816			
012916	CAN0 message box 12: Data field		289
012A <sub>16</sub>			
012B <sub>16</sub>			
012C <sub>16</sub>			
012D <sub>16</sub> 012E <sub>16</sub>			
012E16	CAN0 message box 12: time stamp		289
013016			
013016			
013216			
013316	CAN0 message box 13: Identifier/DLC		289
013416			
013516			
013616			
013716			
013816			
013916	CAN0 message box 13: Data field		289
013A <sub>16</sub>	Or 1140 message box 15. Data neiu		209
013B <sub>16</sub>			
013C <sub>16</sub>			
013D <sub>16</sub>			
013E <sub>16</sub>	CAN0 message box 13: time stamp		289
013F <sub>16</sub>			

Address	Register	Symbol	Page
014016			
014116			
014216	CANO massage have 44. Identification (DLC		200
014316	CAN0 message box 14: Identifier/DLC		289
014416			
014516			
014616			
014716			
014816			
014916	CANO manage have 44. Data field		200
014A <sub>16</sub>	CAN0 message box 14: Data field		289
014B <sub>16</sub>			
014C <sub>16</sub>			
014D <sub>16</sub>			
014E <sub>16</sub>	0.000		000
014F <sub>16</sub>	CAN0 message box 14: time stamp		289
015016			
015116			
015216	CANO massage have 45: 1445451 C		000
015316	CAN0 message box 15: Identifier/DLC		289
015416			
015516			
015616			
015716			
015816			
015916	CANO massage have 45; Data Sala		000
015A <sub>16</sub>	CAN0 message box 15: Data field		289
015B <sub>16</sub>			
015C <sub>16</sub>			
015D <sub>16</sub>			
015E <sub>16</sub>	0410		000
015F <sub>16</sub>	CAN0 message box 15: time stamp		289
016016			
016116			
016216	CANO alabal masak nasistan	COCME	204
016316	CAN0 global mask register	C0GMR	291
016416			
016516			
016616			
016716			
016816	OANIO la sal manale A maniatam	001 144 5	004
016916	CAN0 local mask A register	C0LMAR	291
016A <sub>16</sub>			
016B <sub>16</sub>			
016C <sub>16</sub>			
016D <sub>16</sub>			
016E <sub>16</sub>	CANO local mask B:-t	COLMED	204
016F <sub>16</sub>	CAN0 local mask B register	C0LMBR	291
017016			
017116			
017216			
017316			
017416			
017516			
017616			
017716			
017816			
017916			
017A <sub>16</sub>			
017B <sub>16</sub>			
017C <sub>16</sub>			
017D <sub>16</sub>			
017E <sub>16</sub>			
017F <sub>16</sub>			

Note: The blank areas are reserved and cannot be accessed by users.

M16C/29 Group 1. Overview




Figure 1.3 Type No., Memory Size, and Package

M16C/29 Group 1. Overview

Table 1.6 Product Codes of Flash Memory Version -M16C/29 Group, Normal-ver.

					C. C. p,		
Product		(User Prog	Internal ROM ram Space: Blocks 0 to 5)	Internal ROM (Data Space: Blocks A and B)		Operating Ambient	
Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature	
U3		100 0 to 60℃	100	100		100 0 to 60℃	-40 to 85℃
U5	Lead-free		100	0 10 00 0	-20 to 85℃		
U7	1,000	0 10 00 C	10,000	-40 to 85℃	-40 to 85℃		
U9			10,000	-20 to 85℃	-20 to 85℃		

Table 1.7 Product Codes of Flash Memory Version -M16C/29 Group, T-ver.

					. с.сыр,с	
Product		(User Prog	Internal ROM ram Space: Blocks 0 to 5)		rnal ROM :: Blocks A and B)	Operating Ambient
Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature
U3	Lead-free	100	0 to 60℃	100	-40 to 85℃	-40 to 85℃
U7	Leau-nee	1,000	U to 60°C	10,000	-40 to 65 C	-40 to 65 C

Table 1.8 Product Codes of Flash Memory Version -M16C/29 Group, V-ver.

· · · · · · · · · · · · · · · · · · ·						
Product		(User Prog	Internal ROM Internal ROM (User Program Space: Blocks 0 to 5) (Data Space: Blocks A and B)		Operating	
Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Ambient Temperature
U3	Lead-free	100	0 to 60°C	100	-40 to 125℃	-40 to 125℃
U7	Leau-liee	1,000	0 to 60 C	10,000	-40 to 125 C	-40 to 125 C

## Table 1.9 Product Codes of Mask ROM Version -M16C/29 Group, Normal-ver.

Product Code	Package	Operating Ambient Temperature
U3	Lead-free	-40 to 85℃
U5	Leau-liee	-20 to 85℃

## Table 1.10 Product Code of Mask ROM Version -M16C/29 Group, T-ver.

Product Code	Package	Operating Ambient Temperature
U0	Lead-free	-40 to 85℃

## Table 1.11 Product Code of Mask ROM Version -M16C/29 Group, V-ver.

Product Code	Package	Operating Ambient Temperature
U0	Lead-free	-40 to 125℃

M16C/29 Group 1. Overview




Figure 1.9 Pin Assignment (Top View) of 64-Pin Package

Table 4.11 SFR Information (11)

Address	Register	Symbol	After reset
3C0 <sub>16</sub>	A/D register 0	AD0	XX16 XX16
3C1 <sub>16</sub>	A/D vo sinto v 4	AD4	XX16
3C2 <sub>16</sub> 3C3 <sub>16</sub>	A/D register 1	AD1	XX16 XX16
3C4 <sub>16</sub>	A/D register 2	AD2	XX16
3C5 <sub>16</sub>			XX16
3C6 <sub>16</sub>	A/D register 3	AD3	XX16 XX16
3C7 <sub>16</sub> 3C8 <sub>16</sub>	A/D register 4	AD4	XX16
03C9 <sub>16</sub>	AD register 4	704	XX16 XX16
3CA <sub>16</sub>	A/D register 5	AD5	XX16
03CB <sub>16</sub>			XX16
03CC <sub>16</sub>	A/D register 6	AD6	XX16
03CD <sub>16</sub> 03CE <sub>16</sub>	A/D register 7	AD7	XX16 XX16
03CF <sub>16</sub>	7 VD Togistor 7	7.57	XX16
03D0 <sub>16</sub>			
03D1 <sub>16</sub>			
03D2 <sub>16</sub>	A/D trigger control register	ADTRGCON	XXXX00002
)3D3 <sub>16</sub>	A/D status register 0	ADSTATO	00000X002
03D4 <sub>16</sub> 03D5 <sub>16</sub>	A/D control register 2	ADCON2	0016
03D516 03D616	A/D control register 0	ADCON0	00000XXX2
03D016	A/D control register 1	ADCON1	0016
03D8 <sub>16</sub>	¥		
03D9 <sub>16</sub>			
03DA <sub>16</sub>			
03DB <sub>16</sub>			
03DC <sub>16</sub> 03DD <sub>16</sub>			
03DD16 03DE16			
03DE16			
03E0 <sub>16</sub>	Port P0 register	P0	XX16
03E1 <sub>16</sub>	Port P1 register	P1	XX16
03E2 <sub>16</sub>	Port P0 direction register	PD0	0016
03E3 <sub>16</sub>	Port P1 direction register	PD1	0016
03E4 <sub>16</sub>	Port P3 register	P2 P3	XX16 XX16
03E5 <sub>16</sub> 03E6 <sub>16</sub>	Port P3 register Port P2 direction register	P3 PD2	0016
03E7 <sub>16</sub>	Port P3 direction register	PD3	0016
03E8 <sub>16</sub>		_	
03E9 <sub>16</sub>			
03EA <sub>16</sub>			
03EB <sub>16</sub>	Dort DC register	50	VV40
03EC <sub>16</sub> 03ED <sub>16</sub>	Port P6 register Port P7 register	P6 P7	XX16 XX16
03ED16 03EE16	Port P6 direction register	PD6	0016
3EF <sub>16</sub>	Port P7 direction register	PD7	0016
03F0 <sub>16</sub>	Port P8 register	P8	XX16
03F1 <sub>16</sub>	Port P9 register	P9	XX16
03F2 <sub>16</sub>	Port P8 direction register	PD8	0016
03F3 <sub>16</sub>	Port P9 direction register	PD9	000X00002
3F4 <sub>16</sub>	Port P10 register	P10	XX16
)3F5 <sub>16</sub> )3F6 <sub>16</sub>	Port P10 direction register	PD10	0016
)3F7 <sub>16</sub>	, o.c. to an obtion register	1 510	3010
03F8 <sub>16</sub>			
3F9 <sub>16</sub>			
701 010			
)3FA <sub>16</sub> )3FB <sub>16</sub>			
03FA <sub>16</sub> 03FB <sub>16</sub> 03FC <sub>16</sub>	Pull-up control register 0	PUR0	0016
03FA <sub>16</sub> 03FB <sub>16</sub> 03FC <sub>16</sub> 03FD <sub>16</sub> 03FE <sub>16</sub>	Pull-up control register 0 Pull-up control register 1 Pull-up control register 2	PUR0 PUR1 PUR2	0016 0016 0016

Note 1: The blank areas are reserved and cannot be used by users.

 $\boldsymbol{X}$  : Undefined



Clock Generation Circuit

## 7.7 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function protects the clock from modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit in the PM2 register is set to 1 (clock modification disabled), the following bits are protected against writes:

- Bits CM02, CM05, and CM07 in CM0 register
- Bits CM10 and CM11 in CM1 register
- CM20 bit in CM2 register
- · All bits in the PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit in the CM0 register is 0 (main clock oscillating) and CM07 bit is 0 (main clock selected for the CPU clock source):

- (1) Set the PRC1 bit in the PRCR register to 1 (enable writes to PM2 register).
- (2) Set the PM21 bit in the PM2 register to 1 (disable clock modification).
- (3) Set the PRC1 bit in the PRCR register to 0 (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is 1.

## 7.8 Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function detects the re-oscillation after stop of main clock oscillation circuit. When the oscillation stop and re-oscillation detection occurs, the oscillation stop detect function is reset or oscillation stop and re-oscillation detection interrupt is generated, depending on the CM27 bit set in the CM2 register. The oscillation stop detect function is enabled or disabled by the CM20 bit in the CM2 register. **Table 7.8** lists a specification overview of the oscillation stop and re-oscillation detect function.

Table 7.8 Specification Overview of Oscillation Stop and Re-oscillation Detect Function

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 \text{ MHz}$
frequency bandwidth	
Enabling condition for oscillation stop,	Set CM20 bit to 1(enable)
re-oscillation detection function	
Operation at oscillation stop,	•Reset occurs (when CM27 bit =0)
re-oscillation detection	Oscillation stop, re-oscillation detection interrupt occurs(when CM27 bit =1)



M16C/29 Group 9. Interrupts

## 9.3.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to 1 (= enabled) enables the maskable interrupt. Setting the I flag to 0 (= disabled) disables all maskable interrupts.

## 9.3.2 IR Bit

The IR bit is set to 1 (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to 0 (= interrupt not requested).

The IR bit can be cleared to 0 in a program. Note that do not write 1 to this bit.

## 9.3.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

**Table 9.3** shows the settings of interrupt priority levels and **Table 9.4** shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- · I flag = 1
- $\cdot$  IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. In no case do they affect one another.

Table 9.3 Settings of Interrupt Priority Levels

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	₩
1112	Level 7	High

Table 9.4 Interrupt Priority Levels
Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

M16C/29 Group 12. Timer B




Figure 12.21 Operation timing when measuring a pulse period




Figure 12.22 Operation timing when measuring a pulse width

M16C/29 Group 13. Timer S





Figure 13.14 Base Timer Operation in Two-phase Pulse Signal Processing Mode


M16C/29 Group 14. Serial I/O

#### UARTi Transmit/receive Control Register 1 (i=0, 1) Symbol U0C1, U1C1 Address After Reset 03A516,03AD16 00000102 Bit Function RW Bit Name Symbol Transmit enable bit 0 : Transmission disabled RW 1: Transmission enabled ΤI Transmit buffer 0 : Data present in UiTB register RO 1 : No data present in UiTB register empty flag Receive enable bit RE 0: Reception disabled RW 1: Reception enabled RI 0 : No data present in UiRB register Receive complete flag RO 1 : Data present in UiRB register Nothing is assigned (b7-b4) If necessary, set to 0. When read, the content is 0

#### UART2 Transmit/receive Control Register 1



### Pin Assignment Control Register (1)



NOTE:

Figure 14.7 U0C1 to U2C1 Register, and PACR Register

<sup>1.</sup> Set the PACR register by the next instruction after setting the PRC2 bit in the PRCR register to 1(write enable).

M16C/29 Group 17. CAN Module

## 17.10 Reception and Transmission

Configuration of CAN Reception and Transmission Mode

Table 17.3 shows configuration of CAN reception and transmission mode.

Table 17.3 Configuration of CAN Reception and Transmission Mode

TrmReq	RecReq	Remote	RspLock	Communication mode of the slot			
0	0	-	_	Communication environment configuration mode:			
				configure the communication mode of the slot.			
0	1	0	0	Configured as a reception slot for a data frame.			
1	0	1	0	Configured as a transmission slot for a remote frame. (At this time			
				the RemActive = 1.)			
				After completion of transmission, this functions as a reception slot			
				for a data frame. (At this time the RemActive = 0.)			
				However, when an ID that matches on the CAN bus is detected			
				before remote frame transmission, this immediately functions as			
				a reception slot for a data frame.			
1	0	0	0	Configured as a transmission slot for a data frame.			
0	1	1	1/0	Configured as a reception slot for a remote frame. (At this time			
				the RemActive = 1.)			
				After completion of reception, this functions as a transmission slot			
				for a data frame. (At this time the RemActive = 0.)			
				However, transmission does not start as long as RspLock bit			
				remains 1; thus no automatic response.			
				Response (transmission) starts when the RspLock bit is set to 0.			

TrmReq, RecReq, Remote, RspLock, RemActive, RspLock: Bits in the C0MCTLj register (j = 0 to 15)

When configuring a slot as a reception slot, note the following points.

- (1) Before configuring a slot as a reception slot, be sure to set the COMCTLj register (j = 0 to 15) to 00<sub>16</sub>.
- (2) A received message is stored in a slot that matches the condition first according to the result of reception mode configuration and acceptance filtering operation. Upon deciding in which slot to store, the smaller the number of the slot is, the higher priority it has.
- (3) In normal CAN operating mode, when a CAN module transmits a message of which ID matches, the CAN module never receives the transmitted data. In loop back mode, however, the CAN module receives back the transmitted data. In this case, the module does not return ACK.

When configuring a slot as a transmission slot, note the following points.

- (1) Before configuring a slot as a transmission slot, be sure to set the COMCTLj registers to 00<sub>16</sub>.
- (2) Set the TrmReq bit in the C0MCTLj register to 0 (not transmission slot) before rewriting a transmission slot.
- (3) A transmission slot should not be rewritten when the TrmActive bit in the C0MCTLj register is 1 (transmitting).

If it is rewritten, an undefined data will be transmitted.






Figure 20.18 Circuit Application in Standard Serial I/O Mode 2

Table 21.4 Flash Memory Version Electrical Characteristics (1) for 100/1000 E/W cycle products [Program Space and Data Space in U3 and U5: Program Space in U7 and U9]

Symbol	Parameter			Standard			
Syllibol				Typ. <sup>(2)</sup>	Max.	Unit	
-	Program and Erase Endurance <sup>(3)</sup>		100/1000	(4, 11)		cycles	
-	Word Program Time (V∞=5.0V, Topr=25° C)			75	600	μs	
-	Block Erase Time	2-Kbyte Block		0.2	9	s	
	(V∞=5.0V, Topr=25° C)	8-Kbyte Block		0.4	9	S	
		16-Kbyte Block		0.7	9	s	
		32-Kbyte Block		1.2	9	S	
td(SR-ES)	Duration between Suspend Request and Erase Suspend				8	ms	
tps	Wait Time to Stabilize Flash Memory Circuit				15	μs	
-	Data Hold Time (5)		20			years	

Table 21.5 Flash Memory Version Electrical Characteristics (6) 10000 E/W cycle products (Option) [Data Space in U7 and U9<sup>(7)</sup>]


Symbol	Parameter		Standard			
Symbol	Falanielei	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
-	Program and Erase Endurance <sup>(3, 8, 9)</sup>	Endurance <sup>(3, 8, 9)</sup> 10000 <sup>(4, 10)</sup>			cycles	
-	Word Program Time (V∞= 5.0 V, Topr = 25° C)		100		μs	
-	Block Erase Time (V∞= 5.0 V, Topr = 25° C) (2-Kbyte block)		0.3		S	
td(SR-ES)	Duration between Suspend Request and Erase Suspend			8	ms	
tps	Wait Time to Stabilize Flash Memory Circuit			15	μs	
-	Data Hold Time (5)	20			years	

#### NOTES:

- 1. Referenced to Vcc= 2.7 to 5.5 V at Topr = 0 to 60° C (program space), unless otherwise specified.
- 2. Vcc = 5.0 V; Topr = 25° C
- 3. Program and erase endurance is defined as number of program-erase cycles per block. If program and erase endurance is n cycle (n = 100, 1000, 10000), each block can be erased and programmed n

For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).

- 4. Number of E/W cycles for which operation is guranteed (1 to minimum value are guaranteed).
- 5. Topr = 55° C
- 6. Referenced to Vcc= 2.7 to 5.5 V at T<sub>opr</sub>= -40 to 85° C(U7) / -20 to 85° C (U9) unless otherwise specifie.
- 7. Table 21.5 applies for data space in U7 and U9 when program and erase endurance is more than 1,000 cycles. Otherwise, use Table 21.4.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.
- 9. If an erase error is generated during block erase, execute the clear status register command and block erase command at least 3 times until an erase error is not generated.
- 10. When executing more than 100 times rewrites, set one wait state per block access by setting the FMR17 bit in the FMR1 register 1 to 1 (wait state). When accessing to all other blocks and internal RAM, wait state can be set by the PM17 bit, regardless of the FMR17 bit setting value.
- 11. The program and erase endurance is 100 cycles for program space and data space in U3 and U5; 1,000 cycles for program space in U7 and U9.
- 12. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for further details on the E/W failure rate.





Vcc = 3V

## **Timing Requirements**

(VCC = 3V, VSS = 0V, at Topr = -20 to  $85^{\circ}$ C / -40 to  $85^{\circ}$ C unless otherwise specified)

Table 21.27 Timer A Input (Counter Input in Event Counter Mode)

Comple at	Danamatan		Standard		
Symbol	TAH) TAIIN input HIGH pulse width	Min.	Max.	Unit	
tc(TA)	TAin input cycle time	150		ns	
tw(TAH)	TAin input HIGH pulse width	60		ns	
tw(TAL)	TAin input LOW pulse width	60		ns	

## Table 21.28 Timer A Input (Gating Input in Timer Mode)

0 1 1			Standard		
Symbol	Symbol Parameter	Min.	Max.	Unit	
tc(TA)	TAin input cycle time	600		ns	
tw(TAH)	TAin input HIGH pulse width	300		ns	
tw(TAL)	TAin input LOW pulse width	300		ns	

## Table 21.29 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Daramatar	Star	Unit	
	Parameter		Max.	Offic
tc(TA)	TAin input cycle time	300		ns
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

## Table 21.30 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

0	Devenuetes		Standard		
Symbo	Parameter	Min.	Max.	Unit	
tw(TAH)	TAil input HIGH pulse width	150		ns	
tw(TAL)	TAin input LOW pulse width	150		ns	

## Table 21.31 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Company of	D		Standard		
Symbol	Parameter	Min.	Max.	Unit	
tc(UP)	TAiout input cycle time	3000		ns	
tw(UPH)	TAiout input HIGH pulse width	1500		ns	
tw(UPL)	TAiout input LOW pulse width	1500		ns	
tsu(UP-TIN)	TAiout input setup time	600		ns	
th(TIN-UP)	TAiout input hold time	600		ns	

## Table 21.32 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TA)	TAin input cycle time	2		μs	
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns	
tsu(TAOUT-TAIN)	TAilN input setup time	500		ns	




**Table 21.41 Recommended Operating Conditions (Note 1)** 

0	Darameter				Stand	ard	Limit	
Symbol		F	'arameter		Min.	Тур.	Max.	Unit
Vα	Supply Voltage				3.0		5.5	V
AVcc	Analog Supply Vo	ltage				Vcc		V
Vss	Supply Voltage					0		V
AVss	Analog Supply Vo	ltage				0		V
VIH	Input High ("H")	P0o to P07, P1o t	o P17, P20 to P27, P3	30 to P37, P60 to P67,	0.7Vcc		Vcc	V
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, P9	95 to P97, P100 to P107				
		XIN, RESET, CI	NVSS		0.8Vcc		Vcc	V
		CDA CCI	When I <sup>2</sup> C bus input	level is selected	0.7Vcc		Vcc	V
		SDAMM, SCLMM	When SMBUS inpu	it level is selected	1.4		Vcc	V
VIL	Input Low ("L")	P00 to P07, P10 t	o P17, P20 to P27, P3	30 to P37, P60 to P67,	0		0.3Vcc	V
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, P9	95 to P97, P100 to P107				
		XIN, RESET, CI	NVSS		0		0.2V∞	V
		CDA: CCI ::	When I <sup>2</sup> C bus input	level is selected	0		0.3V∞	V
		SDAMM, SCLMM	When SMBUS inpu	it level is selected	0		0.6	V
OH(peak)	Peak Output High	1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				-10.0	mA	
	("H") Current	P70 to P77, P80 t	o P87, P90 to P93, P9	95 to P97, P100 to P107				
OH(avg)	Average Output			30 to P37, P60 to P67,			-5.0	mA
	High ("H") Current	P70 to P77, P80 t	o P87, P90 to P93, P9	95 to P97, P100 to P107				
OL(peak)	Peak Output Low	P00 to P07, P10 t	o P17, P20 to P27, P3	30 to P37, P60 to P67,			10.0	mA
	("L") Current	P70 to P77, P80 t	o P87, P90 to P93, P9	95 to P97, P100 to P107				
OL(avg)	Average Output	P00 to P07, P10 t	o P17, P20 to P27, P3	30 to P37, P60 to P67,			5.0	mA
	Low ("L") Current	,	· · · · · · · · · · · · · · · · · · ·	95 to P97, P100 to P107				
f(XIN)	Main Clock Input	•	ency <sup>(4)</sup>		0		20	MHz
f(Xan)	Sub Clock Oscilla	tion Frequency				32.768	50	kHz
f1(ROC)	On-chip Oscillator	Frequency 1			0.5	1	2	MHz
f2(ROC)	On-chip Oscillator	Frequency 2		1	2	4	MHz	
f3(ROC)	On-chip Oscillator Frequency 3		8	16	26	MHz		
f(PLL)	PLL Clock Oscillation Frequency <sup>(4)</sup>			10		20	MHz	
f(BCLK)	CPU Operation Cl	PU Operation Clock Frequency			0		20	MHz
tsu(PLL)	Wait Time to Stab	ilize PLL Freque	ncy Synthesizer	Vcc=5.0V			20	ms
				Vcc=3.0V			50	ms

## NOTES:

- 1. Referenced to  $V\infty$  = 3.0 to 5.5V at Topr = -40 to 85 ° C unless otherwise specified. 2. The mean output current is the mean value within 100ms. 3. The total loupeak for all ports must be 80mA or less. The total loupeak for all ports must be -80mA or less.
- 4. Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.






Table 21.43 Flash Memory Version Electrical Characteristics <sup>(1)</sup> for 100/1000 E/W cycle products [Program Space and Data Space in U3; Program Space in U7]

Symbol	Parameter		Standard			Unit
Syllibol			Min.	Typ. <sup>(2)</sup>	Max.	
-	Program and Erase Endurance <sup>(3)</sup>		100/1000(4, 11)			cycles
-	Word Program Time (Vcc = 5.0 V, Topr = 25° C)			75	600	μs
-	Block Erase Time	2-Kbyte Block		0.2	9	s
	(Vcc = 5.0 V, Topr = 25° C)	8-Kbyte Block		0.4	9	s
		16-Kbyte Block		0.7	9	s
		32-Kbyte Block		1.2	9	s
td(SR-ES)	Duration between Suspend Request and Erase Suspend				8	ms
tps	Wait Time to Stabilize Flash Memory Circuit				15	μs
-	Data Hold Time (5)		20			years

Table 21.44 Flash Memory Version Electrical Characteristics (6) for 10000 E/W cycle products

## [Data Space in U7<sup>(7)</sup>]


Symbol	Parameter	Standard			Unit
	raianietei		Typ. <sup>(2)</sup>	Max.	
-	Program and Erase Endurance <sup>(3, 8, 9)</sup>	10000(4, 10)			cycles
-	Word Program Time ( $V\infty$ = 5.0 V, Topr = 25° C)		100		μs
-	Block Erase Time (V∞ = 5.0V, Topr = 25° C) (2-Kbyte block)		0.3		S
td(SR-ES)	Duration between Suspend Request and Erase Suspend			8	ms
tps	Wait Time to Stabilize Flash Memory Circuit			15	μs
-	Data Hold Time (5)	20			years

#### NOTES:

- 1. Referenced to VCC = 3.0 to 5.5 V at Topr = 0 to 60° C (program space)/ Topr = -40 to 85° C(data space), unless otherwise specified.
- 2. VCC = 5.0 V; TOPR = 25° C
- 3. Program and erase endurance is defined as number of program-erase cycles per block. If program and erase endurance is *n* cycle (*n* = 100, 1000, 10000), each block can be erased and programmed *n* cycles.

For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).

- 4. Number of E/W cycles for which operation is guranteed (1 to minimum value are guranteed).
- 5. Topr = 55° C
- 6. Referenced to VCC = 3.0 to 5.5 V at Topr = -40 to 85° C unless otherwise specified.
- Table 21.44 applies for data space in U7 when program and erase endurance is more than 1,000 cycles. Otherwise, use Table 21.43.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.
- 9. If an erase error is generated during block erase, execute the clear status register command and block erase command at least 3 times until an erase error is not generated.
- 10. When executing more than 100 times rewrites, set one wait state per block access by setting the FMR17 bit in the FMR1 register to 1 (wait state). When accessing to all other blocks and internal RAM, wait state can be set by the PM17 bit, regardless of the FMR17 bit setting value.
- 11. The program and erase endurance is 100 cycles for program space and data space in U3; 1,000 cycles for program space in U7.
- 12. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for further details on the E/W failure rate.





# M16C/29 Group Hardware Manual

