

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 27x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30290fchp-u7a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4.4 SFR Information (4)

Address	Register	Symbol	After reset
00C016	CAN0 message box 6: Identifier/DLC		XX16
00C116			XX16
00C216			XX16
00C316			XX16
00C416			XX16
00C516			XX16
00C616	CAN0 message box 6 : Data field		XX16
00C716			XX16
00C816			XX16
00C916			
00CA16			
00CB16			
00CD16			XX10 XX16
00CE16	CAN0 message box 6 · Time stamp		XX16
00CE16			XX16
00D016	CAN0 message box 7 : Identifier/DLC		XX16
00D116	ů		XX16
00D216			XX16
00D316			XX16
00D416			XX16
00D516			XX16
00D616	CAN0 message box 7 : Data field		XX16
00D716			XX16
00D816			XX16
00D916			XX16
00DA16			XX16
00DB16			XX16
00DC16			XX16
00DD16	CANO magagaga bay 7 : Timo atamp		XX16 XX10
00DE16	CANU message box 7. Time stamp		
00DF16	CAN0 message box 8: Identifier/DLC		XX16
00E016	or the message box of hadminer/beo		XX16
00E216			XX16
00E316			XX16
00E416			XX16
00E516			XX16
00E616	CAN0 message box 8: Data field		XX16
00E716			XX16
00E816			XX16
00E916			XX16
00EA16			XX16
00EB16			XX16
UUEC16			AA16 XX40
	CAN0 message box 8 : Time stamp		XX16
	or the obseque box o . This stamp		XX16
	CAN0 message box 9 : Identifier/DLC		XX16
00F116			XX16
00F216			XX16
00F316			XX16
00F416			XX16
00F516			XX16
00F616	CAN0 message box 9 : Data field		XX16
00F7 ₁₆			XX16
00F816			XX16
00F9 ₁₆			XX16
00FA16			XX16
00FB16			XX16
00FC16			XX16
	CANO mossage box 0 : Time stamp		
	onivo messaye box a . Time stamp		XX16
301110			

Note 1: The blank areas are reserved and cannot be used by users.

X : Undefined



5.5.2. Limitations on Stop Mode

When all the conditions below are met, the low voltage detection interrupt is generated and the MCU exits stop mode as soon as the CM10 bit in the CM1 register is set to 1 (all clocks stopped).

- the VC27 bit in the VCR2 register is set to 1 (low voltage detection circuit enabled)
- the D40 bit in the D4INT register is set to 1 (low voltage detection interrupt enabled)
- the D41 bit in the D4INT register is set to 1 (low voltage detection interrupt is used to exit stop mode)
- the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is 1)

Set the CM10 bit to 1 when the VC13 bit is set to set to 0 (Vcc < Vdet4), if the MCU is configured to enter stop mode when voltage applied to the Vcc pin drops Vdet4 or below and to exit stop mode when the voltage applied rises to Vdet4 or above.

5.5.3. Limitations on WAIT Instruction

When all the conditions below are met, the low voltage detection interrupt is generated and the MCU exits wait mode as soon as WAIT instruction is executed.

- the CM02 bit in the CM0 register is set to 1 (stop peripheral function clock)
- the VC27 bit in the VCR2 register is set to 1 (low voltage detection circuit enabled)
- the D40 bit in the D4INT register is set to 1 (low voltage detection interrupt enabled)
- the D41 bit in the D4INT register is set to 1 (low voltage detection interrupt is used to exit wait mode)
- the voltage applied to the Vcc pin is higher than Vdet4 (the VC13 bit in the VCR1 register is 1)

Execute the WAIT instruction when the VC13 bit is set to set to 0 (Vcc < Vdet4), if the MCU is configured to enter wait mode when voltage applied to the Vcc pin drops Vdet4 or below and to exit wait mode when the voltage applied rises to Vdet4 or above.

The following describes the clocks generated by the clock generation circuit.

7.1 Main Clock

The main clock is generated by the main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an exter nally generated clock to the XIN pin. **Figure 7.8** shows the examples of main clock connection circuit.

The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to 1 (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or on-chip oscillator clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor.

During stop mode, all clocks including the main clock are turned off. Refer to "power control".

If the main clock is not used, it is recommended to connect the XIN pin to VCC to reduce power consumption during reset.



Figure 7.8 Examples of Main Clock Connection Circuit





RENESAS

12.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to 0 by Z-phase (counter initialization) input during twophase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the INT2 pin.

Counter initialization by Z-phase input is enabled by writing 000016 to the TA3 register and setting the TAZIE bit in ONSF register to 1 (Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the rising or falling edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the INT2 pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. **Figure 12.10** shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.



Figure 12.10 Two-phase Pulse (A phase and B phase) and the Z Phase

13.2 Interrupt Operation

The IC/OC interrupt contains several request causes. **Figure 13.18** shows the IC/OC interrupt block diagram and **Table 13.4** shows the IC/OC interrupt assignation.

When either the base timer reset request or base timer overflow request is generated, the IR bit in the BTIC register corresponding to the IC/OC base timer interrupt is set to 1 (with an interrupt request). Also when an interrupt request in each eight channels (channel i) is generated, the bit i in the G1IR register is set to 1 (with an interrupt request). At this time, if the bit i in the G1IE0 register is 1 (IC/OC interrupt 0 request enabled), the IR bit in the ICOC0IC register corresponding to the IC/OC interrupt 1 is set to 1 (with an interrupt request). And if the bit i in the G1IE1 register is 1 (IC/OC interrupt 1 request enabled), the IR bit in the G1IE1 register is 1 (IC/OC interrupt 1 request).

Additionally, because each bit in the G1IR register is not automatically set to 0 even if the interrupt is acknowledged, set to 0 by program. If these bits are left as 1, all IC/OC channel interrupt causes, which are generated after setting the IR bit to 1, will be disabled.



Figure 13.18 IC/OC Interrupt and DMA request generation

Table 13.4 Interrupt Assignment

Interrupt	Interrupt control register
IC/OC base timer interrupt	BTIC(004716)
IC/OC interrupt 0	ICOC0IC(004516)
IC/OC interrupt 1	ICOC0IC(004616)

13.3 DMA Support

Each of the interrupt sources - the eight IC/OC channel interrupts and the one Base Timer interrupt - are capable of generating a DMA request.

Register	Bit	Function
G1TMCRj	CTS1 to CTS0	Select time measurement trigger
	DF1 to DF0	Select the digital filter function
	GT, GOC, GSC	Select the gate function
	PR	Select the prescaler function
G1TPRk	-	Setting value of prescaler
G1FS	FSCj	Set to 1 (time measurement function)
G1FE	IFEj	Set to 1 (channel j function enabled)

Table 13.6 Register Settings Associated with the Time Measurement Function

j = 0 to 7 k = 6, 7

Bit configurations and function varys with channels used.

Registers associated with the time measurement function must be set after setting registers associated with the base timer.



Figure 13.19 Time Measurement Function (1)

Table 14.3 lists pin functions for the case where the multiple transfer clock output pin select function is deselected. **Table 14.4** lists the P64 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

	Table 14.3 Pin Functions	When <u>Not</u> Select Multiple	e Transfer Clock Out	put Pin Function) ⁽¹⁾
--	--------------------------	---------------------------------	----------------------	----------------------------------

Pin Name	Function	Method of Selection
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Set the PD6_2 bit and PD6_6 bit in the PD6 register, and PD7_1 bit in the PD7 register to 0 (Can be used as an input port when performing transmission only)
CLKi	Transfer clock output	Set the CKDIR bit in the UiMR register to 0
(P01, P05, P72)	Transfer clock input	Set the CKDIR bit in the UiMR register to 1 Set the PD6_1 bit and PD6_5 bit in the PD6 register, and the PD7_2 bit in the PD7 register to 0
CTSi/RTSi (P60, P64, P73)	CTS input	Set the CRD bit in the UiC0 register to 0 Set the CRS bit in the UiC0 register to 0 Set the PD6_0 bit and PD6_4 bit in the PD6 register is set to 0, the PD7_3 bit in the PD7 register to 0
	RTS output	Set the CRD bit in the UiC0 register to 0 Set the CRS bit in the UiC0 register to 1
	I/O port	Set the CRD bit in the UiC0 register to 1

NOTE:

1: When the U1MAP bit in PACR register is 1 (P73 to P70), UART1 pin is assgined to P73 to P70.

Table 14.4 P64 Pin Functions⁽¹⁾

			Bit Se	et Value		
Pin Function	U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1	—	0	0	—	Input: 0, Output: 1
CTS1	0	0	0	0		0
RTS ₁	0	1	0	0		—
CTS ₀ ⁽²⁾	0	0	1	0		0
CLKS1				1 ⁽³⁾	1	—

NOTES:

1. When the U1MAP bit in PACR register is 1 (P73 to P70), this table lists the P70 functions.

2. In addition to this, set the CRD bit in the U0C0 register to 0 (CT00/RT00 enabled) and the CRS bit in the U0C0 register to 1 (RTS0 selected).

3. When the CLKMD1 bit is set to 1 and the CLKMD0 bit is set to 0, the following logic levels are output:
High if the CLKPOL bit in the U1C0 register is set to 0

. Low if the CLKPOL bit in the U1C0 register is set to 1

14.1.1.7 CTS/RTS separate function (UART0)

This function separates $\overline{CTS}_0/\overline{RTS}_0$, outputs \overline{RTS}_0 from the P60 pin, and accepts as input the \overline{CTS}_0 from the P64 pin or P70 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register is set to 0 (enables UART0 CTS/RTS)
- The CRS bit in the U0C0 register is set to 1 (outputs UART0 RTS)
- The CRD bit in the U1C0 register is set to 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- The CRS bit in the U1C0 register is set to 0 (inputs UART1 $\overline{\text{CTS}}$)
- The RCSP bit in the UCON register is set to 1 (inputs $\overline{\text{CTS}}_0$ from the P64 pin or P70 pin)
- The CLKMD1 bit in the UCON register is set to 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function cannot be used.



Figure 14.15 CTS/RTS separate function usage





Figure 14.16 Typical transmit timing in UART mode (UART0, UART1)

RENESAS

16.1 I²C0 Data Shift Register (S00 register)

The S00 register is an 8-bit data shift register to store a received data and to write a transmit data. When a transmit data is written to the S00 register, the transmit data is synchronized with a SCL clock and the data is transferred from bit 7. Then, every one bit of the data is transmitted, the register's content is shifted for one bit to the left. When the SCL clock and the data is imported into the S00 register from bit 0. Every one bit of the data is shifted for one bit to the left. When the SCL clock and the data is shifted for one bit to the left. Figure 16.9 shows the timing to store the receive data to the S00 register.

The S00 register can be written when the ES0 bit in the S1D0 register is set to 1 (I²C0 bus interface enabled). If the S00 register is written when the ES0 bit is set to 1 and the MST bit in the S10 register is set to 1 (master mode), the bit counter is reset and the SCL clock is output. Write to the S00 register when the START condition is generatedor when an "L" signal is applied to the SCL pin. The S00 register can be read anytime regardless of the ES0 bit value.



Figure 16.9 The Receive Data Storing Timing of S00 Register

16.2 I²C0 Address Register (S0D0 register)

The S0D0 register consists of bits SAD6 to SAD0, total of 7. At the addressing is formatted, slave address is detected automatically and the 7-bit received address data is compared with the contents of bits SAD6 to SAD0.



17.1.3.3 COSTR Register

Figure 17.8 shows the COSTR register.



Figure 17.8 C0STR Register



17.2.4 CAN Interface Sleep Mode

The CAN interface sleep mode is activated by setting the CCLK3 bit in the CCLKR register to 1. It should never be activated but only via the CAN sleep mode.

Entering the CAN interface sleep mode instantly stops the clock supply to the CPU Interface in the module and thereby reduces power dissipation.

17.2.5 Bus Off State

The bus off state is entered according to the fault confinement rules of the CAN specification. When returning to the CAN operating mode from the bus off state, the module has the following two cases. In this time, the value of any CAN registers, except registers COSTR, CORECR, and COTECR, does not change.

- (1) When 11 consecutive recessive bits are detected 128 times The module enters instantly into error active state and the CAN communication becomes possible
- immediately.
- (2) When the RetBusOff bit in the C0CTLR register = 1 (Force return from buss off)
 - The module enters instantly into error active state, and the CAN communication becomes possible again after 11 consecutive recessive bits are detected.



17.11 CAN Interrupts

The CAN module provides the following CAN interrupts.

- CAN0 Successful Reception Interrupt
- CAN0 Successful Transmission Interrupt
- CAN0 Error Interrupt
 - Error Passive State
 - Error BusOff State
 - Bus Error (this feature can be disabled separately)
- CAN0 Wake-up Interrupt

When the CPU detects the CAN0 successful reception/transmission interrupt request, the MBOX bit in the C0STR register must be read to determine which slot has generated the interrupt request.



18. CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation detects errors in blocks of data. The MCU uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) or CRC-16 ($X^{16} + X^{15} + X^2 + 1$) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of bytes. The code is updated in the CRC data register everytime one byte of data is transferred to a CRC input register. The data register must be initialized before use. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 18.1 shows the block diagram of the CRC circuit. **Figure 18.2** shows the CRC-related registers. **Figure 18.3** shows the calculation example using the CRC_CCITT operation.

18.1 CRC Snoop

The CRC circuit includes the ability to snoop reads and writes to certain SFR addresses. This can be used to accumulate the CRC value on a stream of data without using extra bandwidth to explicitly write data into the CRCIN register. All SFR addresses after 002016 are subject to the CRC snoop. The CRC snoop is useful to snoop the writes to a UART TX buffer, or the reads from a UART RX buffer.

To snoop an SFR address, the target address is written to the CRC snoop Address Register (CRCSAR). The two most significant bits of this register enable snooping on reads or writes to the target address. If the target SFR is written to by the CPU or DMA, and the CRC snoop write bit is set (CRCSW=1), the CRC will latch the data into the CRCIN register. The new CRC code will be set in the CRCD register.

Similarly, if the target SFR is read by the CRC or DMA, and the CRC snoop read bit is set (CRCSR=1), the CRC will latch the data from the target into the CRCIN register and calculate the CRC.

The CRC circuit can only calculate CRC codes on data byte at a time. Therefore, if a target SFR is accessed in word (16 bit), only one low-order byte data is stored into the CRCIN register.



Figure 18.1 CRC circuit block diagram

20.11 CAN I/O Mode

Note

The CAN I/O mode is not available in M16C/29 T-ver./V-ver.

In CAN I/O mode, the user ROM area can be rewritten while the MCU is mounted on-board by using a CAN programmer which is applicable for the M16C/29 group. For more information about CAN programmers, contact the manufacturer of your CAN programmer. For details on how to use, refer to the user's manual included with your CAN programmer.

Table 20.9 lists pin functions for CAN I/O mode. Figures 20.19 and 20.20 show pin connections for CAN I/O mode.

20.11.1 ID code check function

This function determines whether the ID codes sent from the CAN programmer and those written in the flash memory match.(Refer to **20.3 Functions To Prevent Flash Memory from Rewriting**.)





Figure 21.4 Timing Diagram (1)



Vcc = 5V

Symbol	Deremeter	Moscurement Condition		ç	Linit			
Symbol					Min.	Тур.	Max.	
lcc	Power Supply Current	Output pins are left open and	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		18	25	mA
	(Vcc=4.2 to 5.5V)	(Vcc=4.2 to 5.5V) other pins are connected to Vss		On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA
	Flash memory	Flash memory	f(BCLK) = 20 MHz, main clock, no division		18	25	mA	
		On-chip oscillation, f _{2(ROC)} selected f(BCLK) = 1 MHz	On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA	
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
			Flash memory erase	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
		Mas	Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25		μA
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μA
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		8.5		μA
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		3		μA
				While clock stops, Topr = 25° C		0.8	3	μA

Table 21.47 Electrical Characteristics (2) (Note 1)

NOTES:

1. Referenced to Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified.

With one timer operates, using fc32.
 This indicates the memory in which the program to be executed exists.



Sumbol		•	Peremeter		Standard			Linit	
Symbol		Falallelel			Min.	Тур.	Max.		
Vcc	Supply Voltage						5.5	V	
AVcc	Analog Supply Vo	ltage				Vcc		V	
Vss	Supply Voltage					0		V	
AVss	Analog Supply Vo	ltage			0		V		
Viн	Input High ("H")	P00 to P07, P10 t	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,				Vcc	V	
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, P9	5 to P97, P100 to P107					
		XIN, RESET, CI	NVSS		0.8 Vcc		Vcc	V	
		SDAMA SCI MA	When I ² C bus input	level is selected	0.7 Vcc		Vcc	V	
		SDAMM, SCLMM	When SMBUS input	level is selected	1.4		Vcc	V	
V⊫	Input Low ("L")	P00 to P07, P10 t	o P17, P20 to P27, P3	o to P37, P60 to P67,	0		0.3Vcc	V	
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, P9	5 to P97, P100 to P107					
		XIN, RESET, CI	NVSS		0		0.2Vcc	V	
		SDAMA SCI MA	SDAwy SCI w				0.3Vcc	V	
			When SMBUS input	level is selected	0		0.6	V	
IOH(peak)	Peak Output High	200 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,					-10.0	mA	
	("H") Current	P70 to P77, P80 t	70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107						
IOH(avg)	Average Output	P00 to P07, P10 t	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,				-5.0	mA	
-		P70 to P77, P80 t	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107						
OL(peak)	Peak Output Low	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,					10.0	mA	
		P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107							
IOL(avg)	Average Output	Put P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,					5.0	mA	
f (X ,)	Main Cleak Innut	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107			0		20		
	Main Clock Input Oscillation Frequency ⁽⁴⁾		ency	$10pr = -40 \text{ to } 105 \degree \text{C}$	0		20		
<i>E</i> (X ()		Topr = -40 to 125 °				00 700	16	MHZ	
	Sub Clock Oscillation Frequency					32.768	50	KHZ	
TI(ROC)	On-chip Oscillator Frequency 1				0.5	1	2	MHZ	
f2(ROC)	On-chip Oscillator Frequency 2				1	2	4	MHz	
f3(ROC)	On-chip Oscillator Frequency 3			I	8	16	26	MHz	
f(PLL)	.L) PLL Clock Oscillation Frequency ⁽⁴⁾		Topr = -40 to 105 ° C	10		20	MHz		
				Topr = -40 to 125 ° C	10		16	MHz	
f(BCLK)	CPU Operation C	PU Operation Clock Frequency Topr = -40 to 105 ° Topr = -40 to 125 °			0		20	MHz	
					0		16	MHz	
ts∪(PLL)	Wait Time to Stab	ilize PLL Frequer	ncy Synthesizer	Vcc = 5.0 V			20	MHz	

Table 21.79 Recommended Operating Conditions ⁽¹⁾

NOTES:

1. Referenced to V ∞ = 4.2 to 5.5 V at Topr = -40 to 125 ° C unless otherwise specified.

2. The mean output current is the mean value within 100ms.

3. The total IOL(peak) for all ports must be 80 mA or less. The total IOH(peak) for all ports must be -80 mA or less.

4. Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.









22.3 Protection

Set the PRC2 bit to 1 (write enabled) and then write to any address, and the PRC2 bit will be cleared to 0 (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to 1. Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to 1 and the next instruction.

