

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	12К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 27x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30290fchp-u9a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3. Memory

**Figure 3.1** is a memory map of the M16C/29 Group. M16C/29 Group provides 1-Mbyte address space from addresses 0000016 to FFFF16. The internal ROM is allocated lower addresses beginning with address FFFF16. For example, 64-Kbytes internal ROM is allocated addresses F000016 to FFFF16.

Two 2-Kbyte internal ROM areas, block A and block B, are available in the flash memory version. The blocks are allocated addresses F00016 to FFFF16.

The fixed interrupt vector tables are allocated addresses FFFDC16 to FFFFF16. It stores the starting address of each interrupt routine. See the section on interrupts for details.

The internal RAM is allocated higher addresses beginning with address 0040016. For example, 4-Kbytes internal RAM is allocated addresses 0040016 to 013FF16. Besides sotring data, it becomes stacks when the subroutines is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, timers is allocated addresses 0000016 to 003FF16. All blank spaces within SFR are reserved and cannot be accessed by users.

The special page vector table is allocated to the addresses FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the *M16C/60 and M16C/20 Series Software Manual*.



Figure 3.1 Memory Map

page 23 of 458



### Figure 11.3 DM1SL Register, DM0CON Register, and DM1CON Registers

### 12.2.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 12.7). Figure 12.19 shows the TBiMR register in event counter mode.

Item	Specification
Count source	• External signals input to TBIIN pin (i=0 to 2) (effective edge can be selected
	in program)
	<ul> <li>Timer Bj overflow or underflow (j=i-1, except j=2 if i=0)</li> </ul>
Count operation	Decrement
	• When the timer underflows, it reloads the reload register contents and
	continues counting
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16
Count start condition	Set TBiS bit <sup>(1)</sup> to 1 (start counting)
Count stop condition	Set TBiS bit to 0 (stop counting)
Interrupt request generation timing	Timer underflow
TBilN pin function	Count source input
Read from timer	Count value can be read by reading TBi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TBi register is written to both reload register and counter
	<ul> <li>When counting (after 1st count source input)</li> </ul>
	Value written to TBi register is written to only reload register
	(Transferred to counter when reloaded next)

Table 12.7 Specifications in Event Counter Mode

NOTE:

1. Bits TB2S to TB0S are assigned to the bit 7 to bit 5 in the TABSR register.



underflow), these bits can be set to 0 or 1

2. The port direction bit for the TBilN pin must be set to 0 (= input mode).

### Figure 12.19 TBiMR Register in Event Counter Mode



Figure 12.25 Three-phase Motor Control Timer Functions Block Diagram

04 b3 b2 b1 b0	Symbol TB2SC	Address 039E16	After Reset X00000002	
	Bit Symbol	Bit Name	Function	RW
	PWCON	Timer B2 reload timing switch bit (2)	0: Timer B2 underflow 1: Timer A output at odd-numbered	RW
	IVPCR1	Three-phase output port SD control bit 1 (3, 4, 7)	<ul> <li>0: Three-phase output forcible cutoff by SD pin input (high impedance) disabled</li> <li>1: Three-phase output forcible cutoff by SD pin input (high impedance) enabled</li> </ul>	RW
	TB0EN	Timer B0 operation mode select bit	0: Other than A/D trigger mode 1: A/D trigger mode (5)	RW
	TB1EN	Timer B1 operation mode select bit	0: Other than A/D trigger mode 1: A/D trigger mode (5)	RW
	TB2SEL	Trigger select bit (6)	0: TB2 interrupt 1: Underflow of TB2 interrupt generation frequency setting counter [ICTB2]	RW
 	(b6-b5)	Reserved bits	Set to 0	RW
 	(b7)	Nothing is assigned. If ne When read, the content is	ccessary, set to 0. s 0.	_

1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).

2. If the INV11 bit is 0 (three-phase mode 0) or the INV06 bit is 1 (triangular wave modulation mode), set this bit to 0 (timer B2 underflow).

3. When setting the IVPCR1 bit to 1 (three-phase output forcible cutoff by SD pin input enabled), Set the PD85 bit to 0 (= input mode).

4. Related pins are U(P8<sub>0</sub>), U(P8<sub>1</sub>), V(P7<sub>2</sub>), V(P7<sub>3</sub>), W(P7<sub>4</sub>), W(P7<sub>5</sub>). When a high-level ("H") signal is applied to the SD pin and set the IVPCR1 bit to 0 after forcible cutoff, pins U, U, V, V, w, and W are exit from the high-impedance state. If a lowlevel ("L") signal is applied to the  $\overline{SD}$  pin, three-phase motor control timer output will be disabled (INV03=0). At this time, when the IVPCR1 bit is 0, pins U, U, V, W, and W become programmable I/O ports. When the IVPCR1 bit is 50, pins U, U, V, W, and W become programmable I/O ports. When the IVPCR1 bit is 50, pins U, U, V, W, and W become programmable I/O ports. When the IVPCR1 bit is 50, pins U, U, V, W, and W become programmable I/O ports. pins U, U, V, V, W, and W are placed in a high-impedance state regardless of which function of those pins is used.

5. When this bit is used in delayed trigger mode 0, set bits TB0EN and TB1EN to 1 (A/D trigger mode).

6. When setting the TB2SEL bit to 1 (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), set the INV02 bit to 1 (three-phase motor control timer function).

7. Refer to "19.6 Digital Debounce Function" for the SD input.

The effect of SD pin input is below.

1.Case of INV03 = 1(Three-phase motor control timer output enabled)	Three-phase motor control timer output enabled)
---------------------------------------------------------------------	-------------------------------------------------

IVPCR1 bit	SD pin inputs <sup>(3)</sup>	Status of U/V/W pins	Remarks
1 (Three phase output	Н	Three-phase PWM output	
forcrible cutoff enable)	L <sup>(1)</sup>	High impedance <sup>(4)</sup>	Three-phase output forcrible cutoff
0 (Three phase output	Н	Three-phase PWM output	
forcrible cutoff disable)	L <sup>(1)</sup>	Input/output port <sup>(2)</sup>	

NOTES:

1. When "L" is applied to the SD pin, INV03 bit is changed to 0 at the same time.

2. The value of the port register and the port direction register becomes effective.

3. When SD function is not used, set to 0 (Input) in PD85 and pullup to "H" in SD pin from outside.

4. To leave the high-impedance state and restart the three-phase PWM signal output after the three-phase PWM signal output forced cutoff, set the IVPCR1 bit to 0 after the SD pin input level becomes high ("H").

2 Case of INV03 = 0 (Three-phase motor control timer output disabled)

IVPCR1 bit	SD pin inputs	Status of U/V/W pins	Remarks					
1 (Three phase output	н	Peripheral input/output or input/output port						
forcrible cutoff enable)	L	High impedance	Three-phase output forcrible cutoff <sup>(1)</sup>					
0 (Three phase output	н	Peripheral input/output or input/output port						
forcrible cutoff disable)	L	Peripheral input/output or input/output port						

NOTE:

1. The three-phase output forcrible cutoff function becomes effective if the INPCR1 bit is set to 1 (three-phase output forcrible cutoff function enable) even when the INV03 bit is 0 (three-phase motor control timer output disalbe)

### Figure 12.30 TB2SC Register



#### Time Measurement Control Register j (j=0 to 7) b6 b5 b4 b3 b2 b1 b0 b7 Symbol Address After Reset G1TMCR0 to G1TMCR3 031816, 031916, 031A16, 031B16 0016 G1TMCR4 to G1TMCR7 031C16, 031D16, 031E16, 031F16 0016 Bit RW Bit Name Function Symbol b1 b0 CTS0 RW 0 0: No time measurement Time measurement 0 1: Rising edge trigger select bit 1 0: Falling edge CTS1 RW 1 1: Both edges b3 b2 DF0 RW 0 0: No digital filter Digital filter function 0 1: Do not set to this value select bit 1 0: fbt1 DF1 RW 1 1: f1 or f2<sup>(1)</sup> Gate function 0: Gate function is not used GT RW select bit (2) 1: Gate function is used 0: Not cleared Gate function clear GOC 1: The gate is cleared when the base RW select bit (2, 3, 4) timer matches the G1POk register The gate is cleared by setting the Gate function clear GSC RW bit (2, 3) GSC bit to 1 Prescaler function 0: Not used PR RW select bit (2) 1: Used NOTES: 1. When the PCLK0 bit in the PCLKR register is set to 0, the count source is f2 cycles. And when the PCLK0 bit is set to 1, the count source is f1 cycles. 2. These bits are in registers G1TMCR6 and G1TMCR7. Set all bits 4 to 7 in registers G1TMCR0 to G1TMCR5 to 0. 3. These bits are enabled when the GT bit is set to 1. 4. The GOC bit is set to 0 after the gate function is cleared. See Figure 13.7 for details on the G1POk register (k=4 when j=6 and k=5 when j=7). Time Measurement Prescale Register j (j=6,7)<sup>(1)</sup> Symbol Address After Reset G1TPR6 to G1TPR7 032416, 032516 0016 Function Setting Range RW As the setting value is n, time is measured when-RW 0016 to FF16 ever a trigger input is counted by n+1 <sup>(2)</sup> NOTES: 1. The G1TPR6 to G1TPR7 registers reflect the base timer value, synchronizing with the count source fBT1 cycles. 2. The first prescaler, after the PR bit in the G1TMCRj register is changed from 0 (not used) to 1 (used), may be divided by n, rather than n+1. The subsequent prescaler is divided by n+1.

Figure 13.5 G1TMCR0 to G1TMCR7 Registers, and G1TPR6 to G1TPR7 Registers

### 13.5.2 Phase-Delayed Waveform Output Mode

Output signal level of the OUTC1j pin is inversed every time the base timer value matches the G1POj register value ( j=0 to 7). **Table 13.9** lists specifications of phase-delayed waveform mode. **Figure 13.23** shows an example of phase-delayed waveform mode operation.

Item	Specification					
Output waveform	Free-running operation					
	(bits RST1, RST2, and RST4 in registers G1BCR1 and G1BCR0 are set to 0					
	(no reset))					
	Cycle : $\frac{65536 \times 2}{f_{BT1}}$					
	"H" and "L" width : <u>65536</u> f <sub>BT1</sub>					
	• The base timer is cleared to 000016 by matching the base timer with either					
	following register					
	(a) G1PO0 register (enabled by setting RST1 bit to 1, and bits RST4 and RST2 to 0), or					
	(b) G1BTRR register (enabled by setting RST4 bit to 1, and bits RST2 and RST1 to 0)					
	Cycle : <u>2(n+2)</u> fBT1					
	"H" and "L" width :					
	n : setting value of either G1PO0 register or G1BTRR register					
Waveform output start condition	The IFEj bit in the G1FE register is set to 1 (channel j function enabled)					
Waveform output stop condition	The IFEj bit is set to 0 (channel j function disabled)					
Interrupt request	The G1IRj bit in the interrupt request register is set to 1 when the base timer					
	value matches the G1POj register value. (See Figure 13.23)					
OUTC1j pin <sup>(1)</sup>	Pulse signal output pin					
Selectable function	Default value set function: Set starting waveform output level					
	Inverse output function : Waveform output signal is inversed and provided					
	from the OUTC1j pin					

Table 13.9 Phase-dela	yed Waveform Outp	ut Mode Specifications

NOTE:

1. Pins OUTC10 to OUTC17.



**Figure 14.32** shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.



Figure 14.32 SIM Interface Connection

### 14.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in theU2C1 register to 1.

When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in **Figure 14.33**. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to 0 and at the same time the TxD2 output is returned high.

When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.

Transfer clock		
RxD2	"H" ST ( D0 ( D1 ( D2 ( D3 ( D4 ( D5 ( D6 ( D7 ( F	⊃_∕SP
TxD2	"Н"(1)	
U2C1 register RI bit	1	
This timing diagr	am applies to the case where the direct format is implemented.	ST: Start bit P: Even Parity
NOTE: 1. The output	of MCU is in the high-impedance state (pulled up externally).	SP: Stop bit

Figure 14.33 Parity Error Signal Output Timing



Figure 15.24 Operation Example in Delayed Trigger Mode1







Figure 18.2. CRCD, CRCIN, CRCMR, CRCSAR Register

b7	b0	Symbol NDDR	Address 033E16	After Reset FF16		
			Function		Setting Range	R
	f t -   -	he set value =n, n = 0 to FE16; a (n+1)/f8, is inpu n = FF16; the dig signals are inpu	signal with pulse v t into NMI / SD jital debounce filte t	vidth, greater than r is disabled and all	0016 to FF16	R
NOTES: 1. Set the PACR enable). 2. When using th stop mode.	register by ne NMI inter	the next instruct	tion after setting th stop mode, set th	e PRC2 bit in the PRC e NDDR registert to FF	R register to 1 (write	e
NOTES: 1. Set the PACR enable). 2. When using th stop mode. P17 Digital Debo	negister by ne NMI inter punce Reg	the next instruct rupt to exit from jister <sup>(1)</sup> Symbol P17DDR	tion after setting th stop mode, set th Address 033F16	e PRC2 bit in the PRC e NDDR registert to FF After Reset FF16	R register to 1 (writ	e
NOTES: 1. Set the PACR enable). 2. When using th stop mode. P17 Digital Debo	register by ne NMI inter punce Reg	the next instruct rupt to exit from jister <sup>(1)</sup> Symbol P17DDR	tion after setting th stop mode, set th Address 033F16 Function	e PRC2 bit in the PRC e NDDR registert to FF After Reset FF16	R register to 1 (write 16 before entering	e

Figure 19.11 NDDR and P17DDR Registers



### 20.4.1 EW Mode 0

The MCU enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to 1 (CPU rewrite mode enabled) and is ready to accept software commands. EW mode 0 is selected by setting the FMR11 bit in the FMR1 register to 0.

To set the FMR01 bit to 1, set to 1 after first writing 0. The software commands control programming and erasing. The FMR0 register or the status register indicates whether a programming or erasing operations is completed.

When entering the erase-suspend during the auto-erasing, set the FMR40 bit to 1 (erase-suspend enabled) and the FMR41 bit to 1 (suspend request). After waiting for td(SR-ES) and verifying the FMR46 bit is set to 1 (auto-erase stop), access to the user ROM area. When setting the FMR41 bit to 0 (erase restart), auto-erasing is restarted.

### 20.4.2 EW Mode 1

EW mode 1 is selected by setting the FMR11 bit to 1 after the FMR01 bit is set to 1 (set to 1 after first writing 0).

The FMR0 register indicates whether or not a programming or an erasing operation is completed. Read status register cannot be read in EW mode 1.

When an erase/program command is initiated, the CPU halts all program execution until the command operation is completed or erase-suspend request is generated.

When enabling an erase-suspend function, set the FMR40 bit to 1 (erase suspend enabled) and execute block erase commands. Also, the interrupt to transfer to erase-suspend must be set enabled preliminarily. When entering erase-suspend after td(SR-ES) from an interrupt is requested, interrupts can be accepted.

When an interrupt request is generated, the FMR41 bit is automatically set to 1 (suspend request) and an auto-erasing is suspended. If an auto-erasing has not completed (when the FMR00 bit is 0) after an interrupt process is completed, set the FMR41 bit to 0 (erase restart) and execute block erase commands again.



### 20.7.5 Block Erase

Auto erase operation (erase and verify) start in the specified block by writing xx2016 in the first bus cycle and xxD016 to the highest-order even addresse of a block in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether the auto-erase operation has been completed.

The FMR00 bit is set to 0 (busy) during the auto-erase and 1 (ready) when the auto-erase operation is completed.

When using the erase-suspend function in EW mode 0, verify whether a flash memory has entered erase suspend mode, by the FMR46 bit in the FMR4 register. The FMR46 bit is set to 0 during auto-erase operation and 1 when the auto-erase operation is completed (entering erase-suspend).

After the completion of an auto-erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto-erase operation has been successfully completed. (Refer to **20.8.4 Full Status Check**). Also, each block can disable erasing. (Refer to **Table 20.4**).

**Figure 20.12** shows a flow chart of the block erase command programming when not using the erasesuspend function. **Figure 20.12** shows a flow chart of the block erase command programming when using an erase-suspend function.

In EW mode 1, do not execute this command on the block where the rewrite control program is allocated. In EW mode 0, the MCU enters read status register mode as soon as the auto-erase operation starts and the status register can be read. The SR7 bit in the status register is set to 0 at the same time the autoerase operation starts. This bit is set to 1 when the auto-erase operation is completed. The MCU remains in read status register mode until the read array command is written.

When the erase error occurs, execute the clear status register command and block erase command at leaset three times until an erase error does not occur.



Figure 20.12 Flow Chart of Block Erase Command (when not using erase suspend function)



Figure 20.19 Pin Connections for CAN I/O Mode (1)



	i			1	Ctandard				
Symbol		Parar	meter		Condition	Standard			Unit
Symbol		i aiai	neter		Condition	Min.	Тур.	Max.	
Vон	Output High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Іон = -5 mA	Vcc-2.0		Vcc	V
	("H") Voltage	P70 to P77, P80 to P87, F	90 to P93	a, P95 to P97, P100 to P107					
Val	Output High	P00 to P07, P10 to P17, F	P20 to P27, P30 to P37, P60 to P67,		Іон = -200 μА	Vcc-0.3		Vcc	V
VOH	("H") Voltage	("H") Voltage P7º to P77, P8º to P87, I		a, P95 to P97, P100 to P107					
	Outrast Libra		N	High Power	Іон = -1 mA	Vcc-2.0		Vcc	
Maria	Output High (	("H") Voltage	XOUT	Low Power	Іон = -0.5 mA	Vcc-2.0		Vcc	V
VOH	Output High /		Varia	High Power	No load applied		2.5		V
		(H) Vollage	XCOUL	Low Power	No load applied		1.6		V
Val	Output Low	P00 to P07, P10 to P17, F	20 to P27	r, P30 to P37, P60 to P67,	lo∟ = 5 mA			2.0	V
	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
Va	Output Low	P00 to P07, P10 to P17, F	20 to P27	r, P30 to P37, P60 to P67,	Ιοι = 200 μΑ			0.45	V
VOL	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
	Output Low (		Var	High Power	lo∟ = 1 mA			2.0	V
Uu		Julpul Low ( L ) Vollage		Low Power	lo∟ = 0.5 mA			2.0	
VOL			N	High Power	No load applied		0		.,
		"L") Voltage	XCOUT	Low Power	No load applied		0		V
Vt+-Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2	IN, INTO-IN	IT5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLK0	-CLK2, TA	2007-TA4007, KID-KI3, RXDO-					
		Rxd2, Sin3, Sin4							
Vt+-Vt-	Hysteresis	RESET				0.2		2.5	V
Vt+-Vt-	Hysteresis	XIN				0.2		0.8	V
Ін	Input High	P00 to P07, P10 to P17, F	20 to P27	r, P30 to P37, P60 to P67,	VI = 5 V			5.0	μA
	("H") Current	P70 to P77, P80 to P87, F	-90 to P93	a, P95 to P97, P10₀ to P107					
		XIN, RESET, CNVss	$X_{\rm IN}$ , RESET, CNVss						
lı∟	Input Low	P00 to P07, P10 to P17, F	20 to P27	r, P30 to P37, P60 to P67,	Vi = 0 V			-5.0	μA
	("L") Current	P70 to P77, P80 to P87, F	90 to P9	a, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
RPULLUP	Pull-up	P00 to P07, P10 to P17, F	20 to P27	r, P30 to P37, P60 to P67,	VI = 0 V	30	50	170	kΩ
	Resistance	P70 to P77, P80 to P87, F	-90 to P93	3, P95 to P97, P100 to P107					
Rfxin	Feedback Re	sistance	XIN				1.5		MΩ
Rfxan	Feedback Re	sistance	XCIN				15		MΩ
Vram	RAM Standby Voltage				In stop mode	2.0			V

### Table 21.46 Electrical Characteristics (Note 1)

# Vcc = 5V

NOTES:

1. Referenced to Vcc=4.2 to 5.5V, Vss=0V at Topr=-40 to 85  $^\circ$  C, f(BCLK)=20MHz unless otherwise specified.

Symbol		Parar	meter		Condition	Sta	andaro	d	LInit
Cymbol			neter		Condition	Min.	Тур.	Max.	Onic
Vон	Output High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Іон <b>= -5 mA</b>	Vcc-2.0		Vcc	V
	( H ) Voltage	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
Vон	Output High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Іон = -200 μА	Vcc-0.3		Vcc	V
-		P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P10₀ to P107		<u> </u>	<u> </u>		
	Output High (	"H") Voltage	Хал	High Power	Іон = -1 mA	Vcc-2.0		Vcc	v
Val	Capacingn	(II) Voltage	7,001	Low Power	Іон = -0.5 mA	Vcc-2.0		Vcc	- V
VOH			V	High Power	No load applied		2.5		V
	Output High (	"H") voltage	XCOUT	Low Power	No load applied		1.6		V
Val	Output Low	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	lo∟ = 5 mA		<u> </u>	2.0	V
	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	a, P9₅ to P97, P10₀ to P107					
Va	Output Low	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Ιοι = 200 μΑ			0.45	V
VOL	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
	Output Low (		Холт	High Power	loL = 1 mA			2.0	V
Mai				Low Power	loL = 0.5 mA			2.0	V
VOL			~	High Power	No load applied		0		
		"L") Voltage	XCOUT	Low Power	No load applied		0		V
Vt+-Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2I	n, INTo-IN	IT5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLK0	CLK2, TA20ur-TA40ur, KI0-KI3, RxD0-						
		RXD2, SIN3, SIN4							
Vt+-Vt-	Hysteresis	RESET				0.2		2.5	V
Vt+-Vt-	Hysteresis	XIN				0.2		0.8	V
Ін	Input High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Vi = 5 V			5.0	μA
	("H") Current	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
		XIN, RESET, CNVSS							
lı∟	Input Low	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	VI = 0 V			-5.0	μA
	("L") Current	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
Rpullup	Pull-up	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	$V_{I} = 0 V$	30	50	170	kΩ
	Resistance	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
Rfxin	Feedback Re	sistance	XIN				1.5		MΩ
Rfxcin	Feedback Re	sistance	XCIN				15		MΩ
VRAM	RAM Standby	/ Voltage			In stop mode	2.0			V

### Table 21.84 Electrical Characteristics (1)

# Vcc = 5V

NOTE:

1. Referenced to Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 105 ° C, f(BCLK) = 20 MHz / Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 125 ° C, f(BCLK) = 16 MHz, unless otherwise specified.

### 22.15.9 Interrupts

EW Mode 0

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

- The address match interrupt cannot be used because the flash memory's internal data is referenced. EW Mode 1
  - Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program period or auto erase period with erase-suspend function disabled.
  - The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

### 22.15.10 How to Access

To set the FMR01, FMR02, FMR11 or FMR16 bit to 1, set the subject bit to 1 immediately after setting to 0. Do not generate an interrupt or a DMA transfer between the instruction to set the bit to 0 and the instruction to set the bit to 1. Set the bit when the PM24 bit is set to 1 ( $\overline{\text{NMI}}$  funciton) and an high-level ("H") signal is applied to the  $\overline{\text{NMI}}$  pin.

### 22.15.11 Writing in the User ROM Area

EW Mode 0

 If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/ O or parallel I/O mode should be used.

EW Mode 1

• Avoid rewriting any block in which the rewrite control program is stored.

### 22.15.12 DMA Transfer

In EW mode 1, make sure that no DMA transfers will occur while the FMR00 bit in the FMR0 register is set to 0(during the auto program or auto erase period).

### 22.15.13 Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, and Block Erase).

The software commands are aborted by hardware reset 1, brown-out detection reset (hardware reset 2),  $\overline{\text{NMI}}$  interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the affected block must be erased before reexecuting the aborted command.

## 22.17 Instruction for a Device Use

When handling a device, extra attention is necessary to prevent it from crashing during the electrostatic discharge period.



## Κ

KUPIC 76

## Ν

NDDR 327

## 0

ONSF 105

### Ρ

P0 to P3 324 P17DDR 327 P6 to P10 324 PACR 177, 326 PCLKR 52 PCR 326 PD0 to PD3 323 PD6 to PD10 323 PDRF 137 PFCR 139 PLC0 53 PM0 44 PM1 44 PM2 45, 52 PRCR 69 PUR0 to PUR2 325

## R

 RMAD0
 88

 RMAD1
 88

 ROCR
 50

 ROMCP
 336

## S

S00 258 S0D0 257 S0RIC to S2RIC 76 S0TIC to S2TIC 76 S10 260 S1D0 259 S20 258 S2D0 263 S31C 76 S3BRG 218 S3C 218 S3D0 261 S3TRR 218 

 S4BRG
 218

 S4C
 218

 S4D0
 262

 S4IC
 76

 S4TRR
 218

 SAR0
 95

 SAR1
 95

 SCLDAIC
 76

## Т

TA0 to TA4 104 TA0IC to TA4IC 76 TA0MR to TA4MR 103 TA11 130 TA1MR 133 TA2 130 TA21 130 TA2MR 133 TA4 130 TA41 130 TA4MR 133 TABSR 104, 118, 132 TB0 to TB2 118 TB0IC to TB2IC 76 TB0MR to TB2MR 117 TB2 132 TB2MR 133 TB2SC 131, 227 TCR0 95 TCR1 95 **TPRC** 139 TRGSR 105, 132

## U

U0BRG to U2BRG 174 U0C0 to U2C0 176 U0C1 to U2C1 177 U0MR to U2MR 175 U0RB to U2RB 174 U0TB to U2TB 174 U2SMR 178 U2SMR2 178 U2SMR3 179 U2SMR4 179 UCON 176 UDF 104