

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFL

| Product Status             | Obsolete   |
|----------------------------|--|
| Core Processor             | M16C/60  |
| Core Size                  | 16-Bit   |
| Speed                      | 20MHz  |
| Connectivity               | CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART                                 |
| Peripherals                | DMA, POR, PWM, Voltage Detect, WDT   |
| Number of I/O              | 71   |
| Program Memory Size        | 128KB (128K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 4K x 8   |
| RAM Size                   | 12K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V  |
| Data Converters            | A/D 27x10b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 80-LQFP  |
| Supplier Device Package    | 80-LQFP (12x12)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/m30290fcthp-u7a |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| 14.2 SI/O3 and SI/O4   |     |
|--|-----|
| 14.2.2 CLK Polarity Selection  |     |
| 14.2.1 SI/Oi Operation Timing  |     |
| 14.2.3 Functions for Setting an SOUTi Initial Value                            | 221 |
| 15. A/D Converter  | 222 |
| 15.1 Operating Modes   |     |
| 15.1.1 One-Shot Mode   |     |
| 15.1.2 Repeat mode   |     |
| 15.1.3 Single Sweep Mode   |     |
| 15.1.4 Repeat Sweep Mode 0   | 234 |
| 15.1.5 Repeat Sweep Mode 1   |     |
| 15.1.6 Simultaneous Sample Sweep Mode  |     |
| 15.1.7 Delayed Trigger Mode 0  | 241 |
| 15.1.8 Delayed Trigger Mode 1  | 247 |
| 15.2 Resolution Select Function  | 253 |
| 15.3 Sample and Hold   | 253 |
| 15.4 Power Consumption Reducing Function                                       |     |
| 15.5 Output Impedance of Sensor under A/D Conversion                           | 254 |
| 16. Multi-master I <sup>2</sup> C bus Interface                                | 255 |
| 16.1 I <sup>2</sup> C0 Data Shift Register (S00 register)                      |     |
| 16.2 I <sup>2</sup> C0 Address Register (S0D0 register)                        |     |
| 16.3 I <sup>2</sup> C0 Clock Control Register (S20 register)                   |     |
| 16.3.1 Bits 0 to 4: SCL Frequency Control Bits (CCR0–CCR4)                     |     |
| 16.3.2 Bit 5: SCL Mode Specification Bit (FAST MODE)                           |     |
| 16.3.3 Bit 6: ACK Bit (ACKBIT)   |     |
| 16.3.4 Bit 7: ACK Clock Bit (ACK-CLK)  |     |
| 16.4 I <sup>2</sup> C0 Control Register 0 (S1D0)                               |     |
| 16.4.1 Bits 0 to 2: Bit Counter (BC0–BC2)                                      |     |
| 16.4.2 Bit 3: I <sup>2</sup> C Interface Enable Bit (ES0)                      |     |
| 16.4.3 Bit 4: Data Format Select Bit (ALS)                                     |     |
| 16.4.4 Bit 6: I <sup>2</sup> C bus Interface Reset Bit (IHR)                   |     |
| 16.4.5 Bit 7: I <sup>2</sup> C bus Interface Pin Input Level Select Bit (TISS) |     |
| 16.5 I <sup>2</sup> C0 Status Register (S10 register)                          |     |
| 16.5.1 Bit 0: Last Receive Bit (LRB)   |     |
| 16.5.2 Bit 1: General Call Detection Flag (ADR0)                               |     |

# 1.5 Pin Description Table 1.14 Pin Description (64-pin and 80-pin packages)

| Classification            | Symbol   | I/O Type | Function   |
|---------------------------|--|----------|--|
| Power supply              | VCC, VSS   | I        | Apply 0V to the Vss pin. Apply following voltage to the Vcc pin.                 |
|                           |  |          | 2.7 to 5.5 V (Normal), 3.0 to 5.5 V (T-ver.), 4.2 to 5.5 V (V-ver.)              |
| Analog power              | AVcc   | I        | Supplies power to the A/D converter. Connect the AVcc pin to Vcc and             |
| supply                    | AVss   |          | the AVss pin to Vss  |
| Reset input               | RESET  | I        | The microcomputer is in a reset state when "L" is applied to the RESET pin       |
| CNVss                     | CNVss  | I        | Connect the CNVss pin to Vss   |
| Main clock                |  |          | I/O pins for the main clock oscillation circuit. Connect a ceramic resonator     |
| input                     |  | I        | or crystal oscillator between XIN and XOUT. To apply external clock, apply       |
| Main clock                |  |          | it to XIN and leave XOUT open. If XIN is not used (for external oscillator or    |
|                           | XOUT   | 0        | evternal clock) connect XIN nin to VCC and leave XOUT onen                       |
| Sub clock input           |  | 1        |  |
| Sub clock input           |  | 1        | ho pins for the sub-clock oscillation circuit. Connect a crystal oscillator      |
|                           |  | 0        |  |
|                           |  | 0        | Outputs the clock having the same frequency as F1, 18, 132, or fC                |
|                           | INTU tO INT5   | I        | Input pins for the INT Interrupt. INT2 can be used for Timer A Z-phase           |
| input                     |  |          |  |
| NMI interrupt             | NMI  | I        | Input pin for the NMI interrupt. NMI cannot be used as I/O port while the three- |
| input                     |  |          | phase motor control is enabled. Apply a stable "H" to NMI after setting it's     |
|                           |  |          | direction register to "0" when the three-phase motor control is enabled          |
| Key input interrupt       | KI0 to KI3   | I        | Input pins for the key input interrupt   |
| Timer A                   | TA0OUT to  | I/O      | I/O pins for the timer A0 to A4  |
|                           | TA4out   |          |  |
|                           | TA0IN to   | I        | Input pins for the timer A0 to A4  |
|                           | TA4IN  |          |  |
|                           | ZP   | I        | Input pin for Z-phase  |
| Timer B                   | TB0IN to   | I        | Input pins for the timer B0 to B2  |
|                           | TB2IN  |          |  |
| Three-phase               | $\overline{U}, \overline{U}, \overline{V}, \overline{V}, \overline{V}$ | 0        | Output pins for the three-phase motor control timer                              |
| motor control             | $\mathbf{W}$ . $\mathbf{\overline{W}}$                                 | _        |  |
| timer output              |  | 1/0      | Input and output pins for the three-phase motor control timer                    |
|                           |  |          |  |
| Serial I/O                | $\overline{CTS0}$ to $\overline{CTS2}$                                 | 1        | Input pins for data transmission control   |
|                           | RTS0 to RTS2   | 0        |  |
|                           | CLK0 to CLK3   | 1/0      | Inpute and outputs the transfer clock  |
|                           |  | 1/0      |  |
|                           |  | I        |  |
|                           |  | 1        | Inputs serial data   |
|                           | TxD0 to TxD2   | 0        | Outputs serial data  |
|                           | SOUT3  | 0        | Outputs serial data  |
|                           | CLKS1  | 0        | Output pin for transfer clock  |
| I <sup>∠</sup> C bus Mode | SDA2   | I/O      | Inputs and outputs serial data   |
|                           | SCL2   |          | Inputs and outputs the transfer clock  |
| Multi-master              | SDAMM  | I/O      | Inputs and outputs serial data   |
| I <sup>2</sup> C bus      | SCLMM  |          | Inputs and outputs the transfer clock  |
| Reference                 | VREF   | I        | Applies reference voltage to the A/D converter                                   |
| voltage input             |  |          |  |
| A/D converter             | AN0 to AN7   | I        | Analog input pins for the A/D converter  |
|                           | AN00 to AN03   |          |  |
|                           | AN24   |          |  |
|                           | AN30 to AN32   |          |  |
|                           | ADTRG  |          | Input pin for an external A/D trigger  |
|                           | -  |          | r - r  |

#### Table 4.6 SFR Information (6)

| Address            | Register                             |        | Symbol | After reset |
|--------------------|--------------------------------------|--------|--------|-------------|
| 014016             | CAN0 message box 14: Identifier/DLC  |        |        | XX16        |
| 014116             |                                      |        |        | XX16        |
| 014216             |                                      |        |        | XX16        |
| 014316             |                                      |        |        | XX16        |
| 014416             |                                      |        |        | XX16        |
| 014516             |                                      |        |        | XX16        |
| 014616             | CAN0 message box 14 : Data field     |        |        | XX16        |
| 014716             |                                      |        |        | XX16        |
| 014816             |                                      |        |        | XX16        |
| 014916             |                                      |        |        | XX16        |
| 014A <sub>16</sub> |                                      |        |        | XX16        |
| 014B <sub>16</sub> |                                      |        |        | XX16        |
| 014C <sub>16</sub> |                                      |        |        | XX16        |
| 014D16             |                                      |        |        | XX16        |
| 014E16             | CAN0 message box 14 : Time stamp     |        |        | XX16        |
| 014F <sub>16</sub> |                                      |        |        | XX16        |
| 015016             | CAN0 message box 15 : Identifier/DLC |        |        | XX16        |
| 015116             |                                      |        |        | XX16        |
| 015216             |                                      |        |        | XX16        |
| 015316             |                                      |        |        | XX16        |
| 015416             |                                      |        |        | XX16        |
| 015516             |                                      |        |        | XX16        |
| 015616             | CAN0 message box 15 : Data field     |        |        | XX16        |
| 015716             |                                      |        |        | XX16        |
| 015816             |                                      |        |        | XX16        |
| 015916             |                                      |        |        | XX16        |
| 015A16             |                                      |        |        | XX16        |
| 015B16             |                                      |        |        | XX16        |
| 015C16             |                                      |        |        | XX16        |
| 015D16             |                                      |        |        | XX16        |
| 015E16             | CAN0 message box 15 : Time stamp     |        |        | XX16        |
| 015F16             |                                      |        |        | XX16        |
| 016016             | CAN0 global mask register            |        | C0GMR  | XX16        |
| 016116             |                                      |        |        | XX16        |
| 016216             |                                      |        |        | XX16        |
| 016316             |                                      |        |        | XX16        |
| 016416             |                                      |        |        | XX16        |
| 016516             |                                      |        |        | XX16        |
| 016616             | CAN0 local mask A register           |        | COLMAR | XX16        |
| 016716             |                                      |        |        | XX16        |
| 016816             |                                      |        |        | XX16        |
| 016916             |                                      |        |        | XX16        |
| 016A16             |                                      |        |        | XX16        |
| 016B16             |                                      |        |        | XX16        |
| 016C16             | CAN0 local mask B register           |        | C0LMBR | XX16        |
| 016D16             |                                      |        |        | XX16        |
| 016E16             |                                      |        |        | XX16        |
| 016F16             |                                      |        |        | XX16        |
| 017016             |                                      |        |        | XX16        |
| 017116             |                                      |        |        | XX16        |
| 1.                 |                                      |        |        |             |
| ≈                  |                                      |        |        |             |
|                    |                                      |        |        |             |
| 01B316             | Flash memory control register 4 (N   | ote 2) | FMR4   | 0100000X2   |
| 01B416             |                                      |        |        |             |
| 01B516             | Flash memory control register 1 (N   | ote 2) | FMR1   | 000XXX0X2   |
| 01B616             |                                      |        |        |             |
| 01B7 <sub>16</sub> | Flash memory control register 0 (N   | ote 2) | FMR0   | 0116        |
| $\perp$            |                                      |        |        | _           |
| ~                  |                                      |        |        |             |
|                    |                                      |        |        |             |
| 01FD16             |                                      |        |        |             |
| 01FE16             |                                      |        |        |             |
| 01FF16             |                                      |        |        |             |

Note 1: The blank areas are reserved and cannot be used by users. Note 2: This register is included in the flash memory version.

X : Undefined



# 5.5 Voltage Detection Circuit

#### Note <sup>1</sup>

Vcc = 5 V is assumed in 5.5 Voltage Detection Circuit.

Voltage detection circuit in the M16C/29 Group, T-ver. and V-ver. cannot be used.

The voltage detection circuit has the reset level detection circuit and the low voltage detection circuit. The reset level detection circuit monitors the voltage applied to the Vcc pin. The MCU is reset if the reset level detection circuit detects Vcc is Vdet3 or below. Use bits VC27 and VC26 in the VCR2 register to determine whether the individual circuit is enabled.

Use the reset level detection circuit for brown-out detection reset.

The low voltage detection circuit also monitors the voltage applied to the Vcc pin. The low voltage detection circuit use the VC13 bit in the VCR1 register to detect Vcc is above or below Vdet4. The low voltage detection interrupt can be used in the voltage detection circuit.



Figure 5.4 Voltage Detection Circuit Block



# 12.1.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3, and A4 can count two-phase external signals. **Table 12.2** lists specifications in event counter mode (when not processing two-phase pulse signal). **Table 12.3** lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). **Figure 12.8** shows TAiMR register in event counter mode (when <u>not</u> processing two-phase pulse signal with the timers A2, A3 and A4). **Figure 12.9** shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

| Item                                | Specification  |
|-------------------------------------|--|
| Count source                        | • External signals input to TAilN pin (i=0 to 4) (effective edge can be selected |
|                                     | in program)  |
|                                     | Timer B2 overflows or underflows,  |
|                                     | timer Aj (j=i-1, except j=4 if i=0) overflows or underflows,                     |
|                                     | timer Ak (k=i+1, except k=0 if i=4) overflows or underflows                      |
| Count operation                     | Increment or decrement can be selected by external signal or program             |
|                                     | • When the timer overflows or underflows, it reloads the reload register con-    |
|                                     | tents and continues counting. When operating in free-running mode, the           |
|                                     | timer continues counting without reloading.                                      |
| Divided ratio                       | 1/ (FFFF16 - n + 1) for increment  |
|                                     | 1/ (n + 1) for down-count n : set value of TAi register 000016 to FFF16          |
| Count start condition               | Set TAiS bit in the TABSR register to 1 (start counting)                         |
| Count stop condition                | Set TAiS bit to 0 (stop counting)  |
| Interrupt request generation timing | Timer overflow or underflow  |
| TAilN pin function                  | I/O port or count source input   |
| TAiout pin function                 | I/O port, pulse output, or up/down-count select input                            |
| Read from timer                     | Count value can be read by reading TAi register                                  |
| Write to timer                      | • When not counting and until the 1st count source is input after counting start |
|                                     | Value written to TAi register is written to both reload register and counter     |
|                                     | When counting (after 1st count source input)                                     |
|                                     | Value written to TAi register is written to only reload register                 |
|                                     | (Transferred to counter when reloaded next)                                      |
| Select function                     | Free-run count function  |
|                                     | Even when the timer overflows or underflows, the reload register content is      |
|                                     | not reloaded to it   |
|                                     | Pulse output function  |
|                                     | Whenever the timer underflows or underflows, the output polarity of TAiOUT       |
|                                     | pin is inverted. When not counting, the pin outputs a low.                       |

 Table 12.2 Specifications in Event Counter Mode (when not processing two-phase pulse signal)

| b6      | b5  | b4 | b3 | b2  | b1  | b0  | Symbol<br>TA2MR t | o TA4MR  | Address<br>039816 to 039           | After Reset   |    |
|---------|-----|----|----|---|-----|---|-------------------|--|------------------------------------|---|----|
| $\cdot$ |     | ÷  |    | Ļ   | Ļ   | Ļ   |                   |  |                                    |   |    |
|         |     |    |    |   | -   |   | Bit Symbol        | Bit  | Name                               | Function  | RV |
|         |     |    | 1  | 1   | ł   | ι.  | TMOD0             | о <i>г</i>   |                                    | b1 b0   | RW |
|         |     |    |    |   | ί.  |   | TMOD1             | Operation n  | node select bit                    | 0 1: Event counter mode   | RW |
|         |     |    |    |   |     | MR0   | To use two-       | phase pulse sig                                      | nal processing, set this bit to 0  | RW  |    |
|         |     |    | !. |   |     |   | MR1               | To use two   | gnal processing, set this bit to 0 | RW  |    |
|         | MR2 |    |    |   | MR2 | To use two-phase pulse signal processing, set this bit to 1 |                   |  | RW                                 |   |    |
|         | MR3 |    |    | To use two-phase pulse signal processing, set this bit to 0 |     |   | RW                |  |                                    |   |    |
|         |     |    |    |   |     |   | TCK0              | Count opera  | ation type                         | 0: Reload type<br>1: Free-run type                                      | RW |
|         |     |    |    |   |     |   | TCK1              | Two-phase<br>processing<br>select bit <sup>(1)</sup> | pulse signal<br>operation          | 0: Normal processing operation<br>1: Multiply-by-4 processing operation | RW |

If two-phase pulse signal processing is desired, following register settings are required:
 Set the TAiP bit in the UDF register to 1 (two-phase pulse signal processing function enabled).
 Set bits TAiTGH and TAiTGL in the TRGSR register to 002 (TAiIN pin input).

• Set the port direction bits for TAIIN and TAIOUT to 0 (input mode).

Figure 12.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)



# 12.1.4 Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see **Table 12.5**). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. **Figure 12.12** shows TAiMR register in pulse width modulation mode. **Figures 12.13** and **12.14** show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

| Item                                | Specification   |
|-------------------------------------|---|
| Count source                        | f1, f2, f8, f32, fC32   |
| Count operation                     | Decrement (operating as an 8-bit or a 16-bit pulse width modulator)                             |
|                                     | • The timer reloads a new value at a rising edge of PWM pulse and continues counting            |
|                                     | <ul> <li>The timer is not affected by a trigger that occurs during counting</li> </ul>          |
| 16-bit PWM                          | High level width n / fj n : set value of TAi register (i=o to 4)                                |
|                                     | • Cycle time (2 <sup>16</sup> -1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fC32) |
| 8-bit PWM                           | High level width n x (m+1) / fj n : set value of TAi register high-order address                |
|                                     | Cycle time (2 <sup>8</sup> -1) x (m+1) / fj m : set value of TAi register low-order address     |
| Count start condition               | <ul> <li>TAiS bit in the TABSR register is set to 1 (= start counting)</li> </ul>               |
|                                     | <ul> <li>The TAiS bit = 1 and external trigger input from the TAiN pin</li> </ul>               |
|                                     | <ul> <li>The TAiS bit = 1 and one of the following external triggers occurs</li> </ul>          |
|                                     | Timer B2 overflow or underflow,   |
|                                     | timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,                                      |
|                                     | timer Ak (k=i+1, except k=0 if i=4) overflow or underflow                                       |
| Count stop condition                | TAiS bit is set to 0 (stop counting)  |
| Interrupt request generation timing | PWM pulse goes "L"  |
| TAilN pin function                  | I/O port or trigger input   |
| TAIOUT pin function                 | Pulse output  |
| Read from timer                     | An undefined value is read by reading TAi register  |
| Write to timer                      | When not counting and until the 1st count source is input after counting start                  |
|                                     | Value written to TAi register is written to both reload register and counter                    |
|                                     | <ul> <li>When counting (after 1st count source input)</li> </ul>                                |
|                                     | Value written to TAi register is written to only reload register                                |
|                                     | (Transferred to counter when reloaded next)   |

| Table 12.5 | Specifications | in Pulse | Width | Modulation | Mode |
|------------|----------------|----------|-------|------------|------|
|------------|----------------|----------|-------|------------|------|



### 12.2.3 Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see **Table 12.8**). **Figure 12.20** shows the TBiMR register in pulse period and pulse width measurement mode. **Figure 12.21** shows the operation timing when measuring a pulse period. **Figure 12.22** shows the operation timing when measuring a pulse width.

| Item                                | Specification   |
|-------------------------------------|---|
| Count source                        | f1, f2, f8, f32, fC32   |
| Count operation                     | Increment   |
|                                     | • Counter value is transferred to reload register at an effective edge of mea-                          |
|                                     | surement pulse. The counter value is set to 000016 to continue counting.                                |
| Count start condition               | Set TBiS (i=0 to 2) bit <sup>(3)</sup> to 1 (start counting)  |
| Count stop condition                | Set TBiS bit to 0 (stop counting)   |
| Interrupt request generation timing | When an effective edge of measurement pulse is input <sup>(1)</sup>                                     |
|                                     | • Timer overflow. When an overflow occurs, MR3 bit in the TBiMR register is set to                      |
|                                     | 1 (overflowed) simultaneously. MR3 bit is cleared to 0 (no overflow) by writing                         |
|                                     | to TBiMR register at the next count timing or later after MR3 bit was set to 1. At                      |
|                                     | this time, make sure TBiS bit is set to 1 (start counting).   |
| TBiin pin function                  | Measurement pulse input   |
| Read from timer                     | Contents of the reload register (measurement result) can be read by reading TBi register <sup>(2)</sup> |
| Write to timer                      | Value written to TBi register is written to neither reload register nor counter                         |

NOTES:

1. Interrupt request is not generated when the first effective edge is input after the timer started counting.

2. Value read from TBi register is undefined until the second valid edge is input after the timer starts counting.

3. Bits TB0S to TB2S are assigned to the bit 5 to bit 7 in the TABSR register .



Figure 12.20 TBiMR Register in Pulse Period and Pulse Width Measurement Mode





#### 14.1.2.4 Serial Data Logic Switching Function (UART2)

The data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. **Figure 14.19** shows serial data logic.

| (1) When the  | U2LCH bit in the U2C1 register is set to 0 (no reverse)   |
|---|---|
| Transfer clock  |   |
| TxD2<br>(no reverse)  | "H" <u>ST ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) P</u> SP  |
| (2) When the  | U2LCH bit in the U2C1 register is set 1 (reverse)   |
| Transfer clock  |   |
| TxD2<br>(reverse)   | "H" <u>ST ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) P</u> SP  |
| NOTE:<br>1. This appli<br>(transmit<br>the U2C0<br>to 0 (1 st | es to the case where the CKPOL bit in the U2C0 register is set to 0 P: Parity bit<br>data output at the falling edge of the transfer clock), the UFORM bit in SP: Stop bit<br>o register is set to 0 (LSB first), the STPS bit in the U2MR register is set<br>op bit) and the PRYE bit in the U2MR register is set to 1 (parity |

Figure 14.19 Serial Data Logic Switching

#### 14.1.2.5 TxD and RxD I/O Polarity Inverse Function (UART2)

This function inverses the polarities of the TxD2 pin output and RxD2 pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. **Figure 14.20** shows the TxD pin output and RxD pin input polarity inverse.

| (1) When the IOPOL bit in the U2MR register is set to 0 (no reverse)  |
|---|
|   |
| TxD2 "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP  |
| RxD2 "H" ST ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) P ) SP<br>(no reverse) "L"  |
|   |
| (2) When the IOPOL bit in the U2MR register is set to 1 (reverse)   |
|   |
| ТхD2 "H"<br>(reverse) "L" ST <u>V D0 V D1 V D2 V D3 V D4 V D5 V D6 V D7 V</u> P V SP  |
| RxD2         "H"         ST         D0         D1         D2         D3         D4         D5         D6         D7         P         SP           (reverse)  |
| NOTE:<br>1. This applies to the case where the UFORM bit in the U2C0 register is set<br>to 0 (LSB first), the STPS bit in the U2MR register is set to 0 (1 stop bit)<br>and the PRYE bit in the U2MR register is set to 1 (parity enabled).<br>ST: Start bit<br>P: Parity bit<br>SP: Stop bit |

Figure 14.20 TxD and RxD I/O Polarity Inverse

# 15.5 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in **Figure 15.29** has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, MCU's internal resistance be R, precision (error) of the A/D converter be X, and the A/D converter's resolution be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC = VIN{1-
$$e^{-\frac{1}{c(R0+R)}}$$
 t  
And when t = T, VC=VIN- $\frac{X}{Y}$  VIN=VIN(1- $\frac{X}{Y}$ )  
 $e^{-\frac{1}{c(R0+R)}}$  T =  $\frac{X}{Y}$   
 $-\frac{1}{C(R0+R)}$  T = ln  $\frac{X}{Y}$   
Hence, R0 =  $-\frac{T}{C \cdot \ln \frac{X}{Y}} - R$ 

**Figure 15.29** shows analog input pin and externalsensor equivalent circuit. When the difference between VIN and VC becomes 0.1 LSB, we find impedance R0 when voltage between pins. VC changes from 0 to VIN-(0.1/1024) VIN in timer T. (0.1/1024) means that A/D precision drop due to insufficient capacitor chage is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB. When f(XIN) = 10MHz, T=0.3µs in the A/D conversion mode with sample & hold. Output inpedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T = 
$$0.3\mu$$
s, R =  $7.8k\Omega$ , C =  $1.5pF$ , X =  $0.1$ , and Y =  $1024$ . Hence,

R0 = - 
$$\frac{0.3 \times 10^{-6}}{1.5 \times 10^{-12} \cdot \ln \frac{0.1}{1024}}$$
 - 7.8 × 10<sup>3</sup> ≅ 13.9 × 10<sup>3</sup>

Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A/D converter turns out of be approximately 13.9k $\Omega$ .



Figure 15.29 Analog Input Pin and External Sensor Equivalent Circuit

RENESAS

# **16. Multi-master I<sup>2</sup>C bus Interface**

The multi-master I<sup>2</sup>C bus interface is a serial communication circuit based on Philips I<sup>2</sup>C bus data transfer format, equipped with arbitration lost detection and synchronous functions. **Figure 16.1** shows a block diagram of the multi-master I<sup>2</sup>C bus interface and **Table 16.1** lists the multi-master I<sup>2</sup>C bus interface functions.

The multi-master I<sup>2</sup>C bus interface consists of the S0D0 register, the S00 register, the S20 register, the S3D0 register, the S4D0 register, the S10 register, the S2D0 register and other control circuits.

Figures 16.2 to 16.8 show the registers associated with the multi-master  $\mathsf{I}^2\mathsf{C}$  bus.

| Item                | Function  |
|---------------------|---|
| Format              | Based on Philips I <sup>2</sup> C bus standard:   |
|                     | 7-bit addressing format                           |
|                     | High-speed clock mode                             |
|                     | Standard clock mode                               |
| Communication mode  | Based on Philips I <sup>2</sup> C bus standard:   |
|                     | Master transmit                                   |
|                     | Master receive                                    |
|                     | Slave transmit                                    |
|                     | Slave receive                                     |
| SCL clock frequency | 16.1kHz to 400kHz (at VIIC <sup>(1)</sup> = 4MHz) |
| I/O pin             | Serial data line SDAмм(SDA)                       |
|                     | Serial clock line SDLMM(SCL)                      |

Table 16.1 Multi-master I<sup>2</sup>C bus interface functions

NOTE:

1. VIIC=I<sup>2</sup>C system clock



bit 0 bit 7 SID10 SID9 SID8 SID7 SID6 SID4 SID5 SID3 SID<sub>2</sub> SID1 SID<sub>0</sub> EID<sub>14</sub> EID<sub>17</sub> EID<sub>16</sub> EID<sub>15</sub> EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 FID4 EID2 EID5 EID3 EID1 EID<sub>0</sub> DLC3 DLC2 DLC1 DLC<sub>0</sub> Data Byte 0 Data Byte 1 Data Byte 7 Time Stamp high-order byte Time Stamp low-order byte **CAN Data Frame:** SID 10 to 6 SID5 to 0 EID17 to 14 EID13 to 6 EID5 to 0 DLC3 to 0 Data Byte 0 Data Byte 1 -----Data Byte 7 NOTE: 1. When |X| is read, the value is the one written upon the transmission slot configuration. The value is 0 when read on the reception slot configuration.

**Figures 17.2** and **17.3** show the bit mapping in each slot in byte access and word access. The content of each slot remains unchanged unless transmission or reception of a new message is performed.

Figure 17.2 Bit Mapping in Byte Access



Figure 17.3 Bit Mapping in Word Access

RENESAS

#### 17.1.3.4 C0SSTR Register

Figure 17.9 shows the COSSTR register.



Figure 17.9 C0SSTR Register



# 20.11 CAN I/O Mode

Note

The CAN I/O mode is not available in M16C/29 T-ver./V-ver.

In CAN I/O mode, the user ROM area can be rewritten while the MCU is mounted on-board by using a CAN programmer which is applicable for the M16C/29 group. For more information about CAN programmers, contact the manufacturer of your CAN programmer. For details on how to use, refer to the user's manual included with your CAN programmer.

Table 20.9 lists pin functions for CAN I/O mode. Figures 20.19 and 20.20 show pin connections for CAN I/O mode.

## 20.11.1 ID code check function

This function determines whether the ID codes sent from the CAN programmer and those written in the flash memory match.(Refer to **20.3 Functions To Prevent Flash Memory from Rewriting**.)





# Figure 21.8 Timing Diagram (2)



Vcc = 5V

μĀ

3

0.8

#### Standard Symbol Parameter Measurement Condition Unit Min. Typ. Max. Mask ROM f(BCLK) = 20 MHz, lcc Power Supply Output pins are 25 18 mΑ Current left open and main clock, no division (Vcc=4.2 to 5.5V) other pins are f(BCLK) = 16 MHz, 14 20 mΑ connected to Vss main clock, no division On-chip oscillation, 2 mΑ f2(ROC) selected, f(BCLK) = 1 MHz f(BCLK) = 20 MHz. 18 25 mΑ Flash memory main clock, no division f(BCLK) = 16 MHz. 14 20 mΑ main clock, no division On-chip oscillation, f2(ROC) selected, 2 mΑ f(BCLK) = 1 MHz Flash memory 11 mΑ f(BCLK) = 10 MHz, Vcc = 5.0 V program Flash memory 11 mΑ f(BCLK) = 10 MHz, Vcc = 5.0 V erase μĀ Mask ROM f(BCLK) = 32 kHz,25 In low-power consumption mode, Program running on ROM<sup>(3)</sup> On-chip oscillation, 50 μΑ f2(ROC) selected, f(BCLK) = 1 MHz, In wait mode f(BCLK) = 32 kHz,μA 25 Flash memory In low-power consumption mode, Program running on RAM<sup>(3)</sup> f(BCLK) = 32 kHz. 450 μA In low-power consumption mode, Program running on flash memory<sup>(3)</sup> On-chip oscillation, f2(ROC) selected, 50 μΑ f(BCLK) = 1 MHz, In wait mode f(BCLK) = 32 kHz, In wait mode<sup>(2)</sup>, Mask ROM, 8.5 μΑ Flash memory Oscillation capacity high μĀ f(BCLK) = 32 kHz, In wait mode<sup>(2)</sup>, 3 Oscillation capacity low

#### Table 21.85 Electrical Characteristics (2) <sup>(1)</sup>

NOTES:

1. Referenced to V∞ = 4.2 to 5.5 V, V∞ = 0 V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V∞ = 4.2 to 5.5 V, V∞ = 0V at Topr = -40 to 125 ° C, f(BCLK) = 16 MHz, unless otherwise specified.

While clock stops, Topr = 25° C

 $10 \text{ pr} = -40 \text{ to } 125 \degree \text{ C}, \text{ f}(\text{BCLK}) = 16 \text{ MHz}$ 2. With one timer operates, using fc32.

This indicates the memory in which the program to be executed exists.

# 22.7 Timer S

# 22.7.1 Rewrite the G1IR Register

Bits in the G1IR register are not automatically set to 0 (no interrupt requested) even if a requested interrupt is acknowledged. Set each bit to 0 by program after the interrupt requests are verified.

The IC/OC interrupt is generated when any bit in the G1IR register is set to 1 (interrupt requested) after all the bits are set to 0. If conditions to generate an interrupt are met when the G1IR register holds the value other than 0016, the IC/OC interrupt request will not be generated. In order to enable an IC/OC interrupt request again, clear the G1IR register to 0016. Use the following instructions to set each bit in the G1IR register to 0.

Subject instructions: AND, BCL

Figure 22.3 shows an example of IC/OC interrupt i flow chart.



Figure 22.3 IC/OC Interrupt i Flow Chart

RENESAS

# 22.8 Serial I/O

## 22.8.1 Clock-Synchronous Serial I/O

#### 22.8.1.1 Transmission/reception

- 1. With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.
- If a low-level signal is applied to the SD pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on SD pin enabled), the P73/RTS2/TxD1(when the U1MAP bit in PACR register is 1) and CLK2 pins go to a high-impedance state.

#### 22.8.1.2 Transmission

When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit in UiC1 register is set to 1 (transmission enabled)
- The TI bit in UiC1 register is set to 0 (data present in UiTB register)
- If  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTS}}\textsc{i}$  pin is set to "L"

#### 22.8.1.3 Reception

- 1. In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
- 2. When an internal clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RE bit in the UiC1 register (i = 0 to 2) is set to 1 (data present in the UiRB register), an overrun error occurs and the UiRB register OER bit is set to 1 (overrun error occurred). In this case, because the content of the UiRB register is undefined, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, make sure the external clock is in high state if the CKPOL bit is set to 0, and in low state if the CKPOL bit is set to 1 before the following conditions are met:
  - The RE bit in the UiC1 register is set to 1 (reception enabled)
  - The TE bit in the UiC1 register is set to 1 (transmission enabled)
  - The TI bit in the UiC1 register= 0 (data present in the UiTB register)



Figure 22.5 When Updating Period of CAN Module Matches Access Period from CPU



Figure 22.6 With a Wait Time of 3fCAN Before CPU Read



Figure 22.7 When Polling Period of CPU is 3fCAN or Longer