



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 27x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30290fcvhp-u3a

Table 1.12 Pin Characteristics for 80-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART/CAN Pin	Multi-master I ² C bus Pin	Analog Pin
1		P95				CLK4		AN25
2		P93				CTX		AN24
3		P92		TB2IN		CRX		AN32
4		P91		TB1IN				AN31
5	CLKOUT	P90		TB0IN				AN30
6	CNVss							
7	XCIN	P87						
8	XCOUT	P86						
9	RESET							
10	XOUT							
11	Vss							
12	XIN							
13	Vcc							
14		P85	NMI	SD				
15		P84	INT ₂	ZP				
16		P83	INT ₁					
17		P82	INT ₀					
18		P81		TA4IN / \bar{U}				
19		P80		TA4OUT / U				
20		P77		TA3IN				
21		P76		TA3OUT				
22		P75		TA2IN / \bar{W}				
23		P74		TA2OUT / W				
24		P73		TA1IN / \bar{V}		CTS ₂ / RTS ₂ / TxD ₁		
25		P72		TA1OUT / V		CLK ₂ / Rx _{D1}		
26		P71		TA0IN		RxD ₂ / SCL ₂ / CLK ₁		
27		P70		TA0OUT		TxD ₂ / SDA ₂ / RTS ₁ / CTS ₁ / CTS ₀ / CLKS ₁		
28		P67				TxD ₁		
29		P66				RxD ₁		
30		P65				CLK ₁		
31		P64				RTS ₁ / CTS ₁ / CTS ₀ / CLKS ₁		
32		P37						
33		P36						
34		P35						
35		P34						
36		P33						
37		P32				SOUT ₃		
38		P31				SIN ₃		
39		P30				CLK ₃		
40		P63				TxD ₀		

The following describes the clocks generated by the clock generation circuit.

7.1 Main Clock

The main clock is generated by the main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. **Figure 7.8** shows the examples of main clock connection circuit.

The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to 1 (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or on-chip oscillator clock. In this case, XOUT goes “H”. Furthermore, because the internal feedback resistor remains on, XIN is pulled “H” to XOUT via the feedback resistor.

During stop mode, all clocks including the main clock are turned off. Refer to “power control”.

If the main clock is not used, it is recommended to connect the XIN pin to VCC to reduce power consumption during reset.




Figure 7.8 Examples of Main Clock Connection Circuit




Figure 10.2 WDC Register and WDTS Register

10.1 Count Source Protective Mode

In this mode, a on-chip oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit in the PRCR register to 1 (enable writes to PM1 and PM2 registers).
- (2) Set the PM12 bit in the PM1 register to 1 (reset when the watchdog timer underflows).
- (3) Set the PM22 bit in the PM2 register to 1 (on-chip oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit in the PRCR register to 0 (disable writes to PM1 and PM2 registers).
- (5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit to 1 results in the following conditions

- The on-chip oscillator continues oscillating even if the CM21 bit in the CM2 register is set to "0" (main clock or PLL clock) (system clock of count source selected by the CM21 bit is valid)
- The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.

$$\text{Watchdog timer period} = \frac{\text{Watchdog timer count (32768)}}{\text{on-chip oscillator clock}}$$

- The CM10 bit in the CM1 register is disabled against write. (Writing a 1 has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode.

Timer B2 Special Mode Register ⁽¹⁾

<div><div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div></div></div></div></div>							
--	--	--	--	--	--	--	--

NOTES:

- Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).
- If the INV11 bit is 0 (three-phase mode 0) or the INV06 bit is 1 (triangular wave modulation mode), set this bit to 0 (timer B2 underflow).
- When setting the IVPCR1 bit to 1 (three-phase output forcible cutoff by \overline{SD} pin input enabled), Set the PD8s bit to 0 (= input mode).
- Related pins are U(P8₀), \overline{U} (P8₁), V(P7₂), \overline{V} (P7₃), W(P7₄), \overline{W} (P7₅). When a high-level ("H") signal is applied to the \overline{SD} pin and set the IVPCR1 bit to 0 after forcible cutoff, pins U, \overline{U} , V, \overline{V} , W, and \overline{W} are exit from the high-impedance state. If a low-level ("L") signal is applied to the \overline{SD} pin, three-phase motor control timer output will be disabled (INV03=0). At this time, when the IVPCR1 bit is 0, pins U, \overline{U} , V, \overline{V} , W, and \overline{W} become programmable I/O ports. When the IVPCR1 bit is set to 1, pins U, \overline{U} , V, \overline{V} , W, and \overline{W} are placed in a high-impedance state regardless of which function of those pins is used.
- When this bit is used in delayed trigger mode 0, set bits TB0EN and TB1EN to 1 (A/D trigger mode).
- When setting the TB2SEL bit to 1 (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), set the INV02 bit to 1 (three-phase motor control timer function).
- Refer to "19.6 Digital Debounce Function" for the \overline{SD} input.

The effect of \overline{SD} pin input is below.

1. Case of INV03 = 1 (Three-phase motor control timer output enabled)

IVPCR1 bit	\overline{SD} pin inputs ⁽³⁾	Status of U/V/W pins	Remarks
1 (Three-phase output forcible cutoff enable)	H	Three-phase PWM output	
	L ⁽¹⁾	High impedance ⁽⁴⁾	Three-phase output forcible cutoff
0 (Three-phase output forcible cutoff disable)	H	Three-phase PWM output	
	L ⁽¹⁾	Input/output port ⁽²⁾	

NOTES:

- When "L" is applied to the \overline{SD} pin, INV03 bit is changed to 0 at the same time.
- The value of the port register and the port direction register becomes effective.
- When \overline{SD} function is not used, set to 0 (Input) in PD8s and pullup to "H" in \overline{SD} pin from outside.
- To leave the high-impedance state and restart the three-phase PWM signal output after the three-phase PWM signal output forced cutoff, set the IVPCR1 bit to 0 after the \overline{SD} pin input level becomes high ("H").


2. Case of INV03 = 0 (Three-phase motor control timer output disabled)

IVPCR1 bit	\overline{SD} pin inputs	Status of U/V/W pins	Remarks
1 (Three-phase output forcible cutoff enable)	H	Peripheral input/output or input/output port	
	L	High impedance	Three-phase output forcible cutoff ⁽¹⁾
0 (Three-phase output forcible cutoff disable)	H	Peripheral input/output or input/output port	
	L	Peripheral input/output or input/output port	

NOTE:

- The three-phase output forcible cutoff function becomes effective if the INPCR1 bit is set to 1 (three-phase output forcible cutoff function enable) even when the INV03 bit is 0 (three-phase motor control timer output disable)

Figure 12.30 TB2SC Register


Timer B2 Register ⁽¹⁾Symbol
TB2Address
0395₁₆-0394₁₆After Reset
Undefined

Function	Setting Range	RW
Divide the count source by $n + 1$ where n = set value. Timer A1, A2 and A4 are started at every occurrence of underflow.	0000 ₁₆ to FFFF ₁₆	RW

NOTE:

1. Access the register by 16 bit units.

Trigger Select Register


Symbol
TRGSRAddress
0383₁₆After Reset
00₁₆

Bit Symbol	Bit Name	Function	RW
TA1TGL	Timer A1 event/trigger select bit	To use the V-phase output control circuit, set these bits to "01 2"(TB2 underflow).	RW
TA1TGH			RW
TA2TGL	Timer A2 event/trigger select bit	To use the W-phase output control circuit, set these bits to "01 2"(TB2 underflow).	RW
TA2TGH			RW
TA3TGL	Timer A3 event/trigger select bit	b5 b4 0 0 : Input on TA3IN is selected ⁽¹⁾ 0 1 : TB2 is selected ⁽²⁾ 1 0 : TA2 is selected ⁽²⁾ 1 1 : TA4 is selected ⁽²⁾	RW
TA3TGH			RW
TA4TGL	Timer A4 event/trigger select bit	To use the U-phase output control circuit, set these bits to "01 2"(TB2 underflow).	RW
TA4TGH			RW

NOTES:

1. Set the corresponding port direction bit to 0 (input mode).
2. Overflow or underflow.


Count Start Flag

Symbol
TABSRAddress
0380₁₆After reset
00₁₆

Bit Symbol	Bit Name	Function	RW
TA0S	Timer A0 count start flag	0 : Stops counting 1 : Starts counting	RW
TA1S	Timer A1 count start flag		RW
TA2S	Timer A2 count start flag		RW
TA3S	Timer A3 count start flag		RW
TA4S	Timer A4 count start flag		RW
TB0S	Timer B0 count start flag		RW
TB1S	Timer B1 count start flag		RW
TB2S	Timer B2 count start flag		RW

Figure 12.31 TB2 Register, TRGSR Register, and TABSR Register


Waveform Generation Register j (j=0 to 7)



Symbol	Address	After Reset
G1TM0 to G1TM2	0301 ₁₆ -0300 ₁₆ , 0303 ₁₆ -0302 ₁₆ , 0305 ₁₆ -0304 ₁₆	Indeterminate
G1TM3 to G1TM5	0307 ₁₆ -0306 ₁₆ , 0309 ₁₆ -0308 ₁₆ , 030B ₁₆ -030A ₁₆	Indeterminate
G1TM6 to G1TM7	030D ₁₆ -030C ₁₆ , 030F ₁₆ -030E ₁₆	Indeterminate

Function	Setting Range	RW
The base timer value is stored every measurement timing	—	RO

Waveform Generation Control Register j (j=0 to 7)



Symbol	Address	After Reset
G1POCR0 to G1POCR3	0310 ₁₆ , 0311 ₁₆ , 0312 ₁₆ , 0313 ₁₆	0X00 XX00 ₂
G1POCR4 to G1POCR7	0314 ₁₆ , 0315 ₁₆ , 0316 ₁₆ , 0317 ₁₆	0X00 XX00 ₂

Bit Symbol	Bit Name	Function	RW
MOD0	Operating mode select bit	b1b0 00: Single waveform output mode 01: SR waveform output mode ⁽¹⁾ 10: Phase-delayed waveform output mode 11: Do not set to this value	RW
MOD1			RW
— (b3-b2)	Nothing is assigned. If necessary, set to 0. When read, their contents are undefined		—
IVL	Output initial value select bit ⁽⁴⁾	0: "L" output as a default value 1: "H" output as a default value	RW
RLD	G1POj register value reload timing select bit	0: Reloads the G1POj register when value is written 1: Reloads the G1POj register when the base timer is reset	RW
— (b6)	Nothing is assigned. If necessary, set to 0. When read, its content is undefined		—
INV	Inverse output function select bit ⁽²⁾	0: Output is not inverted 1: Output is inverted	RW

NOTES :

1. This setting is enabled only for even channels. In SR waveform output mode, values written to the corresponding odd channel (next channel after an even channel) are ignored. Even channels provide waveform output. Odd channels provide no waveform output.
2. The inverse output function is the final step in waveform generating process. When the INV bit is set to 1, and "H" signal is provided a default output by setting the IVL bit to 0, and an "L" signal is provided by setting it to 1.
3. In the SR waveform output mode, set not only the even channel but also the corresponding even channel (next channel after the even channel).
4. To provide either "H" or "L" signal output set in the IVL bit, set the FSCj bit in the G1FS register to 0 (select waveform generating function) and IFEj bit in the G1FE register to 1 (functions for channel j enabled). Then set the IVL bit to 0 or 1.

Figure 13.6 G1TM0 to G1TM7 Registers, and G1POCR0 to G1POCR7 Registers




Figure 13.11 Base Timer Block Diagram


Table 13.3 Base Timer Associated Register Settings (Time Measurement Function, Waveform Generation Function, Communication Function)

Register	Bit	Function
G1BCR0	BCK1 to BCK0	Select a count source
	RST4	Select base timer reset timing
	IT	Select the base timer overflow
G1BCR1	RST2 to RST1	Select base timer reset timing
	BTS	Used to start the base timer
	UD1 to UD0	Select how to count
G1BT	-	Read or write base timer value
G1DV	-	Divide ratio of a count source

Set the following registers to set the RST1 bit to 1 (base timer reset by matching the base timer with the G1PO0 register)

G1POCR0	MOD1 to MOD0	Set to 002 (single-phase waveform output mode)
G1PO0	-	Set reset cycle
G1FS	FSC0	Set to 0 (waveform generating function)
G1FE	IFE0	Set to 1 (channel operation start)


(a) When selecting the rising edge as a timer measurement trigger
(Bits CTS1 and CTS0 in the G1TMCRj register (j=0 to 7)=012)



NOTES :

1. Bits in the G1IR register.
2. Input pulse applied to the INPC1j pin requires 1.5 fBT1 clock cycles or more.


(b) When selecting both edges as a timer measurement trigger
(Bits CTS1 and CTS0 = 112)



NOTES :

1. Bits in the G1IR register.
2. No interrupt is generated if the MCU receives a trigger signal when the G1IRj bit is set to 1. However, the value of the G1TMj register is updated.

(c) Trigger signal when using digital filter
(Bits DF1 to DF0 in the G1TMCRj register =102 or 112)




NOTE:

1. fBT1 when bits DF1 to DF0 are set to 102, and f1 or f2 when set to 112.

Figure 13.20 Time Measurement Function (2)

(1) Free-running operation

(Bits RST2 and RST1 in the G1BCR0 register and the RST4 bit in the G1BCR1 register are set to 0)



$j=0, 2, 4, 6 \quad k=j+1$

m : Setting value of the G1POj register n : Setting value of the G1POk register


G1IRj, G1IRk bits: Bits in the G1IR register

The above applies under the following conditions.

- The IVL bit in the G1POCRj register is set to 0 (L output as a default value). The INV bit is set to 0 (not inverted).
- Bits UD1 and UD0 are set to 002 (counter increment mode).

(2) Base timer is reset when the base timer matches either following register

- (a) G1PO0 (enabled by setting bit RST1 to 1, and bits RST4 and RST2 to 0), or
- (b) G1BTRR (enabled by setting bit RST4 to 1, and bits RST2 and RST1 to 0)



$j=2, 4, 6 \quad k=j+1$

m : Setting value of the G1POj register n : Setting value of the G1POk register

p : Setting value of either register G1PO0 or G1BTRR

G1IRj, G1IRk bits: Bits in the G1IR register

The above applies under the following conditions.

- The IVL bit in the G1POCRj register is set to 0 (L output as a default value). The INV bit is set to 0 (not inverted).
- Bits UD1 and UD0 are set to 002 (counter increment mode).

Figure 13.24 Set/Reset Waveform Output Mode

15.1.2 Repeat mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. **Table 15.4** shows the repeat mode specifications. **Figure 15.8** shows the operation example in repeat mode. **Figure 15.9** shows the ADCON0 to ADCON2 registers in repeat mode.

Table 15.4 Repeat Mode Specifications

Item	Specification
Function	Bits CH2 to CH0 in the ADCON0 register and the ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to a selected pin is repeatedly converted to a digital code
A/D Conversion Start Condition	<ul style="list-style-type: none"> When the TRG bit in the ADCON0 register is 0 (software trigger) Set the ADST bit in the ADCON0 register to 1 (A/D conversion started) When the TRG bit in the ADCON0 register is 1 (hardware trigger) The $\overline{\text{ADTRG}}$ pin input changes state from "H" to "L" after setting the ADST bit to 1 (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to 0 (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select one pin from AN0 to AN7, AN00 to AN07, AN20 to AN27, and AN30 to AN32
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin




Figure 15.8 Operation Example in Repeat Mode

15.1.8 Delayed Trigger Mode 1

In delayed trigger mode 1, analog voltages applied to the selected pins are converted one-by-one to a digital code. When the input of the $\overline{\text{ADTRG}}$ pin (falling edge) changes state from “H” to “L”, a single sweep conversion is started. After completing the AN0 pin conversion, the AN1 pin is not sampled and converted until the second $\overline{\text{ADTRG}}$ pin falling edge is generated. When the second $\overline{\text{ADTRG}}$ falling edge is generated, the single sweep conversion of the pins after the AN1 pin is restarted. **Table 15.12** shows the delayed trigger mode 1 specifications. **Figure 15.24** shows the operation example of delayed trigger mode 1. **Figure 15.25** and **15.26** show each flag operation in the ADSTAT0 register that corresponds to the operation example. **Figure 15.27** shows registers ADCON0 to ADCON2 in delayed trigger mode 1. **Figure 15.28** shows the ADTRGCON register in delayed trigger mode 1. **Table 15.13** shows the trigger select bit setting in delayed trigger mode 1.

Table 15.12 Delayed Trigger Mode 1 Specifications

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and ADGSEL0 in the ADCON2 register select pins. Analog voltages applied to the selected pins are converted one-by-one to a digital code. At this time, the $\overline{\text{ADTRG}}$ pin falling edge starts AN0 pin conversion and the second $\overline{\text{ADTRG}}$ pin falling edge starts conversion of the pins after AN1 pin
A/D Conversion Start Condition	AN0 pin conversion start condition The $\overline{\text{ADTRG}}$ pin input changes state from “H” to “L” (falling edge) ⁽¹⁾ AN1 pin conversion start condition ⁽²⁾ The $\overline{\text{ADTRG}}$ pin input changes state from “H” to “L” (falling edge) •When the second $\overline{\text{ADTRG}}$ pin falling edge is generated during A/D conversion of the AN0 pin, input voltage of AN1 pin is sampled or after at the time of $\overline{\text{ADTRG}}$ falling edge. The conversion of AN1 and the rest of the sweep starts when AN0 conversion is completed. •When the $\overline{\text{ADTRG}}$ pin falling edge is generated again during single sweep conversion of pins after the AN1 pin, the conversion is not affected
A/D Conversion Stop Condition	•A/D conversion completed •Set the ADST bit to 0 (A/D conversion halted) ⁽³⁾
Interrupt Request Generation Timing	Single sweep conversion completed
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins) and AN0 to AN7 (8 pins) ⁽⁴⁾
Readout of A/D Conversion Result	Readout one of registers AN0 to AN7 that corresponds to the selected pins

NOTES:

1. Do not generate the next $\overline{\text{ADTRG}}$ pin falling edge after the AN1 pin conversion is started until all selected pins complete A/D conversion. When an $\overline{\text{ADTRG}}$ pin falling edge is generated again during A/D conversion, its trigger is ignored. The falling edge of $\overline{\text{ADTRG}}$ pin, which was input after all selected pins complete A/D conversion, is considered to be the next AN0 pin conversion start condition.
2. The $\overline{\text{ADTRG}}$ pin falling edge is detected synchronized with the operation clock fAD. Therefore, when the $\overline{\text{ADTRG}}$ pin falling edge is generated in shorter periods than fAD, the second $\overline{\text{ADTRG}}$ pin falling edge may not be detected. Do not generate the $\overline{\text{ADTRG}}$ pin falling edge in shorter periods than fAD.
3. Do not write 1 (A/D conversion started) to the ADST bit in delayed trigger mode 1. When write 1, unexpected interrupts may be generated.
4. AN0 to AN07, AN 2 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 16.2 S0D0 Register




Figure 16.5 S10 Register

16.5 I²C0 Status Register (S10 register)

The S10 register monitors the I²C bus interface status. When using the S10 register to check the status, use the 6 low-order bits for read only.

16.5.1 Bit 0: Last Receive Bit (LRB)

The LRB bit stores the last bit value of received data. It can also be used to confirm whether ACK is received. If the ACK-CLK bit in the S20 register is set to 1 (with ACK clock) and ACK is returned when the ACK clock is generated, the LRB bit is set to 0. If ACK is not returned, the LRB bit is set to 1. When the ACK-CLK bit is set to 0 (no ACK clock), the last bit value of received data is input. When writing data to the S00 register, the LRB bit is set to 0.

16.5.2 Bit 1: General Call Detection Flag (ADR0)

When the ALS bit in the S1D0 register is set to 0 (addressing format), this ADR0 flag is set to 1 by receiving the general calls⁽¹⁾, whose address data are all 0, in slave mode.

The ADR0 flag is set to 0 when STOP or START conditions is detected or when the IHR bit in the S1D0 register is set to 1 (reset).

NOTE:

1. General call: A master device transmits the general call address 00₁₆ to all slaves. When the master device transmits the general call, all slave devices receive the controlled data after general call.

16.5.3 Bit 2: Slave Address Comparison Flag (AAS)

The AAS flag indicates a comparison result of the slave address data after enabled by setting the ALS bit in the S1D0 register to 0 (addressing format).

The AAS flag is set to 1 when the 7 bits of the address data are matched with the slave address stored into the S0D0 register, or when a general call is received, in slave receive mode. The AAS flag is set to 0 by writing data to the S00 register. When the ES0 bit in the S1D0 register is set to 0 (I²C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the AAS flag is also set to 0.

16.5.4 Bit 3: Arbitration Lost Detection Flag (AL)⁽¹⁾

In master transmit mode, if an "L" signal is applied to the SDA pin by other than the MCU, the AL flag is set to 1 by determining that the arbitration is los and the TRX bit in the S10 register is set to 0 (receive mode) at the same time. The MST bit in the S10 register is set to 0 (slave mode) after transferring the bytes which lost the arbitration.

The arbitration lost can be detected only in master transmit mode. When writing data to the S00 register, the AL flag is set to 0. When the ES0 bit in the S1D0 register is set to 0 (I²C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the AL flag is set to 0.

NOTE:

1. Arbitration lost: communication disabled as a master

16.13 Address Data Communication

This section describes data transmit control when a master transfers data or a slave receives data in 7-bit address format. **Figure 16.20 (1)** shows a master transmit format.




Figure 16.20 Address data communication format

16.13.1 Example of Master Transmit

For example, a master transmits data as shown below when following conditions are met: standard clock mode, SCL clock frequency of 100kHz and ACK clock added.

- 1) Set slave address to the 7 high-order bits in the S0D0 register
- 2) Set 85₁₆ to the S20 register, 000₂ to bits ICK4 to ICK2 in the S4D0 register and 00₁₆ to the S3D0 register to generate an ACK clock and set SCL clock frequency to 100 kHz ($f_1=8\text{MHz}$, $f_{\text{IIC}}=f_1$)
- 3) Set 00₁₆ to the S10 register to reset transmit/receive
- 4) Set 08₁₆ to the S1D0 register to enable data communication
- 5) Confirm whether the bus is free by BB flag setting in the S10 register
- 6) Set E0₁₆ to the S10 register to enter START condition standby mode
- 7) Set the destination address in 7 high-order bits and 0 to a least significant bit in the S00 register to generate START condition. At this time, the first byte consisting of SCL and ACK clock are automatically generated
- 8) Set transmit data to the S00 register. At this time, SCL and an ACK clock are automatically generated
- 9) When transmitting more than 1-byte control data, repeat the above step 8).
- 10) Set C0₁₆ in the S10 register to enter STOP condition standby mode if ACK is not returned from the slave receiver or if the transmit is completed
- 11) Write dummy data to the S00 register to generate STOP condition

17.1.1 CAN0 Message Box

Table 17.1 shows the memory mapping of the CAN0 message box.

It is possible to access to the message box in byte or word.

Mapping of the message contents differs from byte access to word access. Byte access or word access can be selected by the MsgOrder bit of the C0CTLR register.

Table 17.1 Memory Mapping of CAN0 Message Box

Address	Message content (Memory mapping)	
	Byte access (8 bits)	Word access (16 bits)
$0060_{16} + n \cdot 16 + 0$	SID ₁₀ to SID ₆	SID ₅ to SID ₀
$0060_{16} + n \cdot 16 + 1$	SID ₅ to SID ₀	SID ₁₀ to SID ₆
$0060_{16} + n \cdot 16 + 2$	EID ₁₇ to EID ₁₄	EID ₁₃ to EID ₆
$0060_{16} + n \cdot 16 + 3$	EID ₁₃ to EID ₆	EID ₁₇ to EID ₁₄
$0060_{16} + n \cdot 16 + 4$	EID ₅ to EID ₀	Data Length Code (DLC)
$0060_{16} + n \cdot 16 + 5$	Data Length Code (DLC)	EID ₅ to EID ₀
$0060_{16} + n \cdot 16 + 6$	Data byte 0	Data byte 1
$0060_{16} + n \cdot 16 + 7$	Data byte 1	Data byte 0
\vdots	\vdots	\vdots
$0060_{16} + n \cdot 16 + 13$	Data byte 7	Data byte 6
$0060_{16} + n \cdot 16 + 14$	Time stamp high-order byte	Time stamp low-order byte
$0060_{16} + n \cdot 16 + 15$	Time stamp low-order byte	Time stamp high-order byte

n = 0 to 15: the number of the slot

Port Pi Direction Register (i=0 to 3, 6 to 8, and 10) ⁽¹⁾

								Symbol	Address	After Reset
b7	b6	b5	b4	b3	b2	b1	b0	PD0 to PD3	03E2 ₁₆ , 03E3 ₁₆ , 03E6 ₁₆ , 03E7 ₁₆	00 ₁₆
								PD6 to PD8	03EE ₁₆ , 03EF ₁₆ , 03F2 ₁₆	00 ₁₆
								PD10	03F6 ₁₆	00 ₁₆

Bit Symbol	Bit Name	Function	RW
PDi_0	Port Pi0 direction bit	0: Input mode (Functions as an input port) 1: Output mode (Functions as an output port) (i = 0 to 3, 6 to 8, and 10)	RW
PDi_1	Port Pi1 direction bit		RW
PDi_2	Port Pi2 direction bit		RW
PDi_3	Port Pi3 direction bit		RW
PDi_4	Port Pi4 direction bit		RW
PDi_5	Port Pi5 direction bit		RW
PDi_6	Port Pi6 direction bit		RW
PDi_7	Port Pi7 direction bit		RW

NOTE:

1. Set the PACR register.

In 80-pin package, set bits PACR2, PACR1, PACR0 to 011₂.

In 64-pin package, set bits PACR2, PACR1, PACR0 to 010₂.

Port P9 Direction Register ^(1,2)

b7

b6

b5

b4

b3

b2

b1

b0

Symbol

PD9

Address

03F3₁₆

After Reset

000X0000₂

Bit Symbol	Bit Name	Function	RW
PD9_0	Port P90 direction bit	0: Input mode (Functions as an input port) 1: Output mode (Functions as an output port)	RW
PD9_1	Port P91 direction bit		RW
PD9_2	Port P92 direction bit		RW
PD9_3	Port P93 direction bit		RW
(b4)	Nothing is assigned. If necessary, set to 0. When read, the content is undefined		—
PD9_5	Port P95 direction bit	0: Input mode (Functions as an input port) 1: Output mode (Functions as an output port)	RW
PD9_6	Port P96 direction bit		RW
PD9_7	Port P97 direction bit		RW

NOTES:

1. Make sure the PD9 register is written to by the next instruction after setting the PRC2 bit in the PRCR register to 1(write enabled).
2. Set the PACR register.
In 80-pin package, set bits PACR2, PACR1, PACR0 to 011₂.
In 64-pin package, set bits PACR2, PACR1, PACR0 to 010₂.

Figure 19.6 PD0 to PD3 and PD6 to PD10 Registers




Figure 21.1 Timing Diagram (1)

$$V_{CC} = 5V$$

Timing Requirements

(V_{CC}=5V, V_{SS}=0V, at T_{opr}=-40 to 125°C unless otherwise specified)

Table 21.99 Multi-master I²C Bus Line

Symbol	Parameter	Standard clock mode		High-speed clock mode		Unit
		Min.	Max.	Min.	Max.	
t _{BUF}	Bus free time	4.7		1.3		μs
t _{HD;STA}	The hold time in start condition	4.0		0.6		μs
t _{LOW}	The hold time in SCL clock "0" status	4.7		1.3		μs
t _R	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
t _{HD;DAT}	Data hold time	0		0	0.9	μs
t _{HIGH}	The hold time in SCL clock "1" status	4.0		0.6		μs
t _F	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
t _{su;DAT}	Data setup time	250		100		ns
t _{su;STA}	The setup time in restart condition	4.7		0.6		μs
t _{su;STO}	Stop condition setup time	4.0		0.6		μs

22.6 Timers

22.6.1 Timer A

22.6.1.1 Timer A (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAI_{MR} (i = 0 to 4) register and the TAI register before setting the TAI_S bit in the TABSR register to 1 (count starts).
Always make sure the TAI_{MR} register is modified while the TAI_S bit remains 0 (count stops) regardless whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAI register. However, if the TAI register is read at the same time the counter is reloaded, the read value is always FFFF₁₆. If the TAI register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
3. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA1_{OUT}, TA2_{OUT} and TA4_{OUT} pins go to a high-impedance state.

22.6.1.2 Timer A (Event Counter Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAI_{MR} (i = 0 to 4) register, the TAI register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the ONSF register and the TRGSR register before setting the TAI_S bit in the TABSR register to 1 (count starts).
Always make sure bits TAZIE, TA0TGL, and TA0TGH in the TAI_{MR} register, the UDF register, the ONSF register, and the TRGSR register are modified while the TAI_S bit remains 0 (count stops) regardless whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAI register. However, if the TAI register is read at the same time the counter is reloaded, the read value is always FFFF₁₆ when the timer counter underflows and 0000₁₆ when the timer counter overflows. If the TAI register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
3. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA1_{OUT}, TA2_{OUT} and TA4_{OUT} pins go to a high-impedance state.