



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-·XE

Product Status	Active
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	96КВ (96К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30291fahp-u9a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners. IEBus is a registered trademark of NEC Electronics Corporation.

Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page
010016			
010116			
010216	CAN0 message box 10: Identifer/DLC		289
010316	č		
010416			
010616			
010716			
010816			
010916	CANO massaga bay 10: Data field		200
010A16	CANO message box To. Data neio		209
010B16			
010C16			
010D16			
010E16	CAN0 message box 10: time stamp		289
011016			
011116			
011216	CANO magazara bay 11: Idantifica/DLC		200
011316	CANU message box 11: Identifier/DLC		289
011416			
011516			
011616			
011716			
011816			
011016	CAN0 message box 11: Data field		289
011B16			
011C16			
011D16			
011E16	CANO message box 11: time stamp		280
011F16	over the stamp		200
012016			
012116			
012216	CAN0 message box 12: Identifier/DLC		289
012416			
012516			
012616			
012716			
012816			
012916	CAN0 message box 12 [.] Data field		289
012A16			200
012B16			
012016			
012D16			
012F16	CAN0 message box 12: time stamp		289
013016			
013116			
013216	CAN0 message box 13: Identifier/DLC		289
013316	ee mooduge box to. Identifien/DEO		200
013416			
01264			
013016			
013816			
013916			
013A16	CANU message box 13: Data field		289
013B16			
013C16			
013D16			
013E16	CAN0 message box 13: time stamp		289
013F16	······································		

Address	Register	Symbol	Page
014016 014116 014216			
014316 014416	CAN0 message box 14: Identifier/DLC		289
014516			
014716 014816			
014916			
014A16	CAN0 message box 14: Data field		289
014B16			
014C16			
014E16			
014F ₁₆	CAN0 message box 14: time stamp		289
015016			
015116			
015216	CAN0 message box 15: Identifier/DLC		289
015416			
015516			
015616			
015716			
015816			
015A16	CAN0 message box 15: Data field		289
015B16			
015C16			
015D16			
015E16 015F16	CAN0 message box 15: time stamp		289
016016			
016116			
016216	CAN0 global mask register	COGMR	291
016316		00000	201
016416			
016616			
016716			
016816	CANO local mask A register	COLMAR	291
016916	of the local mask / register	OOLINI, II (201
016B16			
016C16			
016D16			
016E16	CAN0 local mask B register	COLMBR	291
016F16			_0.
017016			
017216			
017316			
017416			
017516			
017716			
017816			
017916			
017A ₁₆			
017B16			1
017D16			
017E16			
017F16			

Note: The blank areas are reserved and cannot be accessed by users.

Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page
038016	Count start flag	TABSR	104, 118, 132
038116	Clock prescaler reset flag	CPSRF	105,118
038216	One-shot start flag	ONSF	105
038316	Trigger select register	TRGSR	105,132
038416	Up-down flag	UDF	104
038516			
038616 038716	Timer A0 register	TA0	104
038816	Timer A1 register	TA1	104
038A16	Timer A2 register	TA2	104
038C16	Timer A3 register	ТАЗ	104
038E16	Timer A4 register	TA4	104
039016	Timer B0 register	ТВ0	118
039116	Timer B1 register	TB1	118
0393 ₁₆ 0394 ₁₆	Timer B2 register	TB2	118
039516			
039616	Timer A0 mode register	TAOMR	103
039716	Timer A1 mode register	TA1MR	133
039816	Timer A2 mode register	TA2MR	133
039916	Timer A3 mode register	TA3MR	103
039A16	Timer A4 mode register	TA4MR	133
039B16	Timer B0 mode register	TBOMR	117
039C16	Timer B1 mode register	TB1MR	117
039D16	Timer B2 mode register	TB2MR	133
039E16	Timer B2 special mode register	TB2SC	131
039F16			475
03A016	UARIU transmit/receive mode register		1/5
03A116	UAR TO bit rate generator	UUBRG	174
03A216 03A316	UART0 transmit buffer register	UOTB	174
03A416	UART0 transmit/receive control register 0	UOCO	176
03A516	UART0 transmit/receive control register 1	U0C1	177
03A616 03A716	UART0 receive buffer register	U0RB	174
03A816	UART1 transmit/receive mode register	U1MR	175
03A916	UART1 bit rate generator	U1BRG	174
03AA16 03AB16	UART1 transmit buffer register	U1TB	174
03AC16	UART1 transmit/receive control register 0	U1C0	176
03AD16	UART1 transmit/receive control register 1	U1C1	177
03AE16 03AF16	UART1 receive buffer register	U1RB	174
03B016	UART transmit/receive control register 2	UCON	176
03B216			
03B316			
03B416	CRC snoop address register	CRCSAR	314
03B616	CRC mode register	CRCMR	314
03B716			
03B816	DMA0 request cause select register	DM0SL	93
03B916			
03BA16	DMA1 request cause select register	DM1SL	94
03BB16			
03BC16	CRC data register	CRCD	314
038016	CPC input register		211
0205-16		GRUIN	514
UJDF16		l	

Address	Register	Symbol	Page
03C016 03C116	A/D register 0	AD0	226
03C216 03C316	A/D register 1	AD1	226
03C416 03C516	A/D register 2	AD2	226
03C616 03C716	A/D register 3	AD3	226
03C816 03C916	A/D register 4	AD4	226
03CA16 03CB16	A/D register 5	AD5	226
03CC16 03CD16	A/D register 6	AD6	226
03CE16 03CF16	A/D register 7	AD7	226
03D016			
03D240	A/D trigger control register	ADTRGCON	225
03D216	A/D convert status register 0		220
03D316	A/D control register 2	ADCOND	220
03D416	A/D control register 2	ADCONZ	224
03D516			
03D616	A/D control register 0	ADCON0	224
03D716	A/D control register 1	ADCON1	224
03D816			
03D916			
03DA16			
03DB16			
03DC16			
030010			
0300.0			
03DE16			
03DF16	Deat D0 as sister	D0	00.4
03E016	Port PU register	PU	324
03E116	Port P1 register	P1	324
03E216	Port P0 direction register	PD0	323
03E316	Port P1 direction register	PD1	323
03E416	Port P2 register	P2	324
03E516	Port P3 register	P3	324
03E616	Port P2 direction register	PD2	323
03E716	Port P3 direction register	PD3	323
03E816			
03E916			
03EA16			
03EB46			
03EC	Port P6 register	P6	304
03E016	Port P7 register		204
032016	Port DC direction register		202
U3EE16			<u> </u>
03EF16			323
03F016	Port P8 register	<u> </u>	324
03F116	Port P9 register	P9	324
03F216	Port P8 direction register	PD8	323
03F316	Port P9 direction register	PD9	323
03F416	Port P10 register	P10	324
03F516			
03F616	Port P10 direction register	PD10	323
03F716			
03F816			
03F042			
0254			
0255			
03FB16	Dull up control register 0		205
U3FC16		PURU	325
03FD16	Puil-up control register 1	PUR1	325
03FE16	Pull-up control register 2	PUR2	325
03FF16	Port control register	PCR	326

Note : The blank areas are reserved and cannot be accessed by users.

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to 0.

2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0 ; register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1.

The I flag is cleared to 0 when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is cleared to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write 0. When read, its content is undefined.



Table 4.2 SFR Information (2)

Address	Register	Symbol	After reset
004016			
004116	CAN0 wakeup interrupt control register	C01WKIC	XXXXX0002
004216	CAN0 successful reception interrupt control register	CORECIC	XXXXX0002
004316	CAN0 successful transmission interrupt control register	COTRMIC	XXXXX0002
004416	INT3 interrupt control register	INT3IC	XX00X0002
004516	ICOC 0 interrupt control register	ICOCOIC	XXXXX0002
004616	ICOC 1 interrupt control register, I ² C bus interface interrupt control register 1	ICOC1IC,IICIC	XXXXX0002
004716	ICOC base timer interrupt control register, ScL/SDA interrupt control register 2	BTIC,SCLDAIC	XXXXX0002
004816	SI/O4 interrupt control register, INT5 interrupt control register	S4IC, INT5IC	XX00X0002
004916	SI/O3 interrupt control register, IN14 interrupt control register	S3IC, INT4IC	XX00X0002
004A ₁₆	UAR 12 Bus collision detection interrupt control register	BCNIC	XXXXX0002
004B ₁₆	DMAU Interrupt control register	DIMUIC	XXXXX0002
004C16	DMAT Interrupt control register		
004D16	AD conversion interrupt control register Key input interrupt control projetor (Note 2)		
004E16	Image: Additional and the second se		
004F16	UART2 transmit interrupt control register	5211C \$281C	
005016	UARTO transmit interrupt control register	SOTIC	XXXXX0002 XXXXX0002
005216	UARTO receive interrupt control register	SORIC	XXXXX0002 XXXXX0002
005216	UART1 transmit interrupt control register	S1TIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516		TAOIC	XXXXX0002
005616	TimerA1 interrupt control register	TA1IC	XXXXX0002
005716	TimerA2 interrupt control register	TA2IC	XXXXX0002
005816	TimerA3 interrupt control register	TA3IC	XXXXX0002
005916	TimerA4 interrupt control register	TA4IC	XXXXX0002
005A16	TimerB0 interrupt control register	TBOIC	XXXXX0002
005B16	TimerB1 interrupt control register	TB1IC	XXXXX0002
005C16	TimerB2 interrupt control register	TB2IC	XXXXX0002
005D16	INT0 interrupt control register	INTOIC	XX00X0002
005E16	INT1 interrupt control register	INT1IC	XX00X0002
005F16	INT2 interrupt control register	INT2IC	XX00X0002
006016	CAN0 message box 0: Identifier/DLC		XX16
006116			XX16
006216			XX16
006316			XX16
006416			XX16
006516			XX16
006616	CAN0 message box 0 : Data field		XX16
006716			XX16
006816			XX16
006916			XX16
006A16			XX16
006B16			XX16
006C16			XX16
006D16			XX16
006E16	CANU message box 0 : Time stamp		XX16
006F16			XX16
007016	CANU message box 1: Identifier/DLC		XX16
007116			
007216			
007316			
007540			XX16
007640	CAN0 message box 1 · Data field		XX16
007710	To are moodye box 1. Data new		XX16
007810			XX16
007040			XX16
007440			XX16
007B16			XX16
007C16			XX16
007D16			XX16
007E16	CAN0 message box 1 : Time stamp		XX16
007F16			XX16

Note 1: The blank areas are reserved and cannot be used by users. Note 2: A/D conversion interrupt control register is effective when the bit1(Interrupt source select register (address 35Eh IFSR2A) is set to "0". Key input interrupt control register is effective when the bit1 is set to "1". X : Undefined



Figure 5.8 Low Voltage Detection Interrupt Generation Block



Figure 5.9 Low voltage Detection Interrupt Generation Circuit Operation Example





Figure 7.10 Procedure to Use PLL Clock as CPU Clock Source



9.2.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. **Table 9.2** lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Interrupt source	Vector address ⁽¹⁾ Address (L) to address (H)	Software interrupt number	Reference
BRK instruction ⁽²⁾	+0 to +3 (000016 to 000316)	0	M16C/60, M16C/20 series software manual
CAN0 wakeup ⁽³⁾	+4 to +7 (000416 to 000716)	1	
CAN0 receive completion	+8 to +11 (000816 to 000B16)	2	CAN module
CAN0 transmit completion	+12 to +15 (000C 16 to 000F16)	3	•
ĪNT3	+16 to +19 (001016 to 001316)	4	INT interrupt
IC/OC interrupt 0	+20 to +23 (0014 16 to 0017 16)	5	Timer S
IC/OC interrupt 1, I ² C bus interface (4)	+24 to +27 (001816 to 001B16)	6	Timer S
IC/OC base timer, ScL/SDA ⁽⁴⁾	+28 to +31 (001C 16 to 001F16)	7	interface
SI/O4, INT5 ⁽⁵⁾	+32 to +35 (002016 to 002316)	8	INT interrupt
SI/O3, INT4 ⁽⁵⁾	+36 to +39 (0024 16 to 0027 16)	9	Serial I/O
UART 2 bus collision detection (6)	+40 to +43 (002816 to 002B16)	10	Serial I/O
DMA0	+44 to +47 (002C 16 to 002F16)	11	5140
DMA1	+48 to +51 (003016 to 003316)	12	DMAC
CAN0 state, error	+52 to +55 (0034 16 to 0037 16)	13	CAN module
A/D, Key input interrupt (7)	+56 to +59 (003816 to 003B16)	14	A/D convertor, Key input interrupt
UART2 transmit, NACK2 ⁽⁸⁾	+60 to +63 (003C 16 to 003F16)	15	
UART2 receive, ACK2 ⁽⁸⁾	+64 to +67 (004016 to 004316)	16	
UART0 transmit	+68 to +71 (0044 16 to 004716)	17	Coriol I/O
UART0 receive	+72 to +75 (004816 to 004B16)	18	Senar I/O
UART1 transmit	+76 to +79 (004C 16 to 004F16)	19	*
UART1 receive	+80 to +83 (005016 to 005316)	20	
Timer A0	+84 to +87 (005416 to 005716)	21	
Timer A1	+88 to +91 (005816 to 005B16)	22	*
Timer A2	+92 to +95 (005C 16 to 005F16)	23	
Timer A3	+96 to +99 (006016 to 006316)	24	Time en
Timer A4	+100 to +103 (0064 16 to 006716)	25	Timer
Timer B0	+104 to +107 (0068 16 to 006B16)	26	*
Timer B1	+108 to +111 (006C 16 to 006F16)	27	*
Timer B2	+112 to +115 (0070 16 to 007316)	28	*
ĪNTO	+116 to +119 (0074 16 to 007716)	29	
ĪNT1	+120 to +123 (0078 16 to 007B16)	30	INT interrupt
ĪNT2	+124 to +127 (007C 16 to 007F16)	31	
	+128 to +131 (0080 16 to 008316)	32	M16C/60, M16C/20
Software interrupt ⁽²⁾	to	to	series software manual
	+252 to +255 (00FC 16 to 00FF16)	63	

Table 9.2 Relocatable Vector Tables

NOTES:

1. Address relative to address in INTB.

2. These interrupts cannot be disabled using the I flag.

3. Set the IFSR22 bit in the IFSR register to 0.

4. Use bits IFSR26 and IFSR27 in the IFSR2A register to select.

5. Use bits IFSR6 and IFSR7 in the IFSR register to select.

6. Bus collision detection: In IEBus mode, this bus collision detection constitutes the cause of an interrupt. In I²C bus mode, however, a start condition or a stop condition detection constitutes the cause of an interrupt.

7. Use the IFSR21 bit in the IFSR2A register to select.

8. During I²C bus mode, NACK and ACK interrupts comprise the interrupt source.



b6	b5	b4	b3	b2	b1	b0	Symbol TA2MR t	o TA4MR	Address 039816 to 039	After Reset	
\cdot		÷		Ļ	Ļ	Ļ					
					-		Bit Symbol	Bit	Name	Function	RV
			1	1	ł	ι.	TMOD0	о <i>г</i>		b1 b0	RW
					ί.		TMOD1	Operation n	node select bit	0 1: Event counter mode	RW
							MR0	To use two-	phase pulse sig	nal processing, set this bit to 0	RW
			!.				MR1	To use two	phase pulse sig	gnal processing, set this bit to 0	RW
							MR2	To use two	-phase pulse si	gnal processing, set this bit to 1	RW
			MR3	To use two	-phase pulse si	gnal processing, set this bit to 0	RW				
							TCK0	Count opera	ation type	0: Reload type 1: Free-run type	RW
							TCK1	Two-phase processing select bit ⁽¹⁾	pulse signal operation	0: Normal processing operation 1: Multiply-by-4 processing operation	RW

If two-phase pulse signal processing is desired, following register settings are required:
 Set the TAiP bit in the UDF register to 1 (two-phase pulse signal processing function enabled).
 Set bits TAiTGH and TAiTGL in the TRGSR register to 002 (TAiIN pin input).

• Set the port direction bits for TAIIN and TAIOUT to 0 (input mode).

Figure 12.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)



12.2.3 Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see **Table 12.8**). **Figure 12.20** shows the TBiMR register in pulse period and pulse width measurement mode. **Figure 12.21** shows the operation timing when measuring a pulse period. **Figure 12.22** shows the operation timing when measuring a pulse width.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Increment
	• Counter value is transferred to reload register at an effective edge of mea-
	surement pulse. The counter value is set to 000016 to continue counting.
Count start condition	Set TBiS (i=0 to 2) bit ⁽³⁾ to 1 (start counting)
Count stop condition	Set TBiS bit to 0 (stop counting)
Interrupt request generation timing	When an effective edge of measurement pulse is input ⁽¹⁾
	• Timer overflow. When an overflow occurs, MR3 bit in the TBiMR register is set to
	1 (overflowed) simultaneously. MR3 bit is cleared to 0 (no overflow) by writing
	to TBiMR register at the next count timing or later after MR3 bit was set to 1. At
	this time, make sure TBiS bit is set to 1 (start counting).
TBiin pin function	Measurement pulse input
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register ⁽²⁾
Write to timer	Value written to TBi register is written to neither reload register nor counter

NOTES:

1. Interrupt request is not generated when the first effective edge is input after the timer started counting.

2. Value read from TBi register is undefined until the second valid edge is input after the timer starts counting.

3. Bits TB0S to TB2S are assigned to the bit 5 to bit 7 in the TABSR register .



Figure 12.20 TBiMR Register in Pulse Period and Pulse Width Measurement Mode



Figure 12.38 PFCR Register, and TPRC Register



14.1.1.1 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

•Resetting the UiRB register (i=0 to 2)

- (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
- (2) Set bits SMD2 to SMD0 in the UiMR register to 0002 (Serial I/O disabled)
- (3) Set bits SMD2 to SMD0 in the UiMR register to 0012 (Clock synchronous serial I/O mode)
- (4) Set the RE bit in the UiC1 register to 1 (reception enabled)

•Resetting the UiTB register (i=0 to 2)

- (1) Set bits SMD2 to SMD0 in the UiMR register to 0002 (Serial I/O disabled)
- (2) Set bits SMD2 to SMD0 in the UiMR register to 0012 (Clock synchronous serial I/O mode)
- (3) 1 is written to TE bit in the UiC1 register (reception enabled), regardless to the TE bit.



14.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDA2 pin changes state from high to low while the SCL2 pin is in the high state. A stop condition-detected interrupt request is generated when the SDA2 pin changes state from low to high while the SCL2 pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the BBS bit in the U2SMR register to determine which interrupt source is requesting the interrupt.



Figure 14.24 Detection of Start and Stop Condition

14.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the U2SMR4 register to 1 (start). A restart condition is generated by setting the RSTAREQ bit in the U2SMR4 register to 1 (start). A stop condition is generated by setting the STPREQ bit in the U2SMR4 register to 1 (start). The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to 1 (start).

(2) Set the STSPSEL bit in the U2SMR4 register to 1 (output).

Make sure that no interrupts or DMA transfers will occur between (1) and (2).

The function of the STSPSEL bit is shown in Table 14.14 and Figure 14.25.



15.1.8 Delayed Trigger Mode 1

In delayed trigger mode 1, analog voltages applied to the selected pins are converted one-by-one to a digital code. When the input of the \overline{ADTRG} pin (falling edge) changes state from "H" to "L", a single sweep conversion is started. After completing the ANo pin conversion, the AN1 pin is not sampled and converted until the second \overline{ADTRG} pin falling edge is generated. When the second \overline{ADTRG} falling edge is generated, the single sweep conversion of the pins after the AN1 pin is restarted. **Table 15.12** shows the delayed trigger mode 1 specifications. **Figure 15.24** shows the operation example of delayed trigger mode 1. **Figure 15.25** and **15.26** show each flag operation in the ADSTAT0 register that corresponds to the operation example. **Figure 15.27** shows registers ADCON0 to ADCON2 in delayed trigger mode 1. **Figure 15.28** shows the ADTRGCON register in delayed trigger mode 1. **Table 15.13** shows the trigger select bit setting in delayed trigger mode 1.

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and ADGSEL0
	in the ADCON2 register select pins. Analog voltages applied to the selected
	pins are converted one-by-one to a digital code. At this time, the \overline{ADTRG} pin
	falling edge starts ANo pin conversion and the second ADTRG pin falling edge
	starts conversion of the pins after AN1 pin
A/D Conversion Start	ANo pin conversion start condition
Condition	The $\overline{\text{ADTRG}}$ pin input changes state from "H" to "L" (falling edge) ⁽¹⁾
	AN1 pin conversion start condition ⁽²⁾
	The ADTRG pin input changes state from "H" to "L" (falling edge)
	•When the second ADTRG pin falling edge is generated during A/D conversion of
	the AN ₀ pin, input voltage of AN ₁ pin is sampled or after at the time of $\overline{\text{ADTRG}}$
	falling edge. The conversion of AN1 and the rest of the sweep starts when AN0
	conversion is completed.
	•When the ADTRG pin falling edge is generated again during single sweep
	conversion of pins after the AN1 pin, the conversion is not affected
A/D Conversion Stop	•A/D conversion completed
Condition	•Set the ADST bit to 0 (A/D conversion halted) ⁽³⁾
Interrupt Request	Single sweep conversion completed
Generation Timing	
Analog Input Pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins)
	and AN₀ to AN⁊ (8 pins) ⁽⁴⁾
Readout of A/D Conversion Result	Readout one of registers AN0 to AN7 that corresponds to the selected pins

Table 15.12 Delayed Trigger Mode 1 Specifications

NOTES:

- Do not generate the next ADTRG pin falling edge after the AN1 pin conversion is started until all selected pins complete A/D conversion. When an ADTRG pin falling edge is generated again during A/D conversion, its trigger is ignored. The falling edge of ADTRG pin, which was input after all selected pins complete A/D conversion, is considered to be the next AN0 pin conversion start condition.
- 2. The ADTRG pin falling edge is detected synchronized with the operation clock fAD. Therefore, when the ADTRG pin falling edge is generated in shorter periods than fAD, the second ADTRG pin falling edge may not be detected. Do not generate the ADTRG pin falling edge in shorter periods than fAD.
- 3. Do not write 1 (A/D conversion started) to the ADST bit in delayed trigger mode 1. When write 1,unexpected interrupts may be generated.
- 4. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.

17.1 CAN Module-Related Registers

The CAN0 module has the following registers.

(1) CAN Message Box

A CAN module is equipped with 16 slots (16 bytes or 8 words each). Slots 14 and 15 can be used as Basic CAN.

- Priority of the slots: The smaller the number of the slot, the higher the priority, in both transmission and reception.
- A program can define whether a slot is defined as transmitter or receiver.

(2) Acceptance Mask Registers

A CAN module is equipped with 3 masks for the acceptance filter.

- CAN0 global mask register (C0GMR register: 6 bytes)
 - Configuration of the masking condition for acceptance filtering processing to slots 0 to 13
- CAN0 local mask A register (C0LMAR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slot 14
- CAN0 local mask B register (C0LMBR register: 6 bytes) Configuration of the masking condition for acceptance filtering processing to slot 15

(3) CAN SFR Registers

- CAN0 message control register j (C0MCTLj register: 8 bits X 16) (j = 0 to 15) Control of transmission and reception of a corresponding slot
- CANi control register (CiCTLR register: 16 bits) (i = 0, 1) Control of the CAN protocol
- CAN0 status register (C0STR register: 16 bits)
 Indication of the protocol status
- CAN0 slot status register (C0SSTR register: 16 bits) Indication of the status of contents of each slot
- CAN0 interrupt control register (C0ICR register: 16 bits) Selection of "interrupt enabled or disabled" for each slot
- CAN0 extended ID register (C0IDR register: 16 bits) Selection of ID format (standard or extended) for each slot
- CAN0 configuration register (C0CONR register: 16 bits) Configuration of the bus timing
- CAN0 receive error count register (C0RECR register: 8 bits) Indication of the error status of the CAN module in reception: the counter value is incremented or decremented according to the error occurrence.
- CAN0 transmit error count register (C0TECR register: 8 bits) Indication of the error status of the CAN module in transmission: the counter value is incremented or decremented according to the error occurrence.
- CAN0 time stamp register (C0TSR register: 16 bits) Indication of the value of the time stamp counter
- CAN0 acceptance filter support register (C0AFS register: 16 bits) Decoding the received ID for use by the acceptance filter support unit

Explanation of each register is given as follows.



20.3 Functions To Prevent Flash Memory from Rewriting

The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard input/output mode to prevent the flash memory from reading or rewriting.

20.3.1 ROM Code Protect Function

The ROM code protect function disables reading or changing the contents of the on-chip flash memory in parallel I/O mode. **Figure 20.4** shows the ROMCP address. The ROMCP address is located in a user ROM area. To enable ROM code protect, set the ROMCP1 bit to "002", "012", or "102" and set the bit 5 to bit 0 to "1111112".

To cancel ROM code protect, erase the block including the the ROMCP register in CPU rewrite mode or standard serial I/O mode.

20.3.2 ID Code Check Function

Use the ID code check function in standard serial input/output mode. Unless the flash memory is blank, the ID code sent from the programmer and the 7-byte ID code written in the flash memory are compared for match. If the ID codes do not match, the commands sent from the programmer are not acknowledged. The ID code consists of 8-bit data, starting with the first byte, into addresses, 0FFFDF16, 0FFFE316, 0FFFE316, 0FFFE316, 0FFFF316, 0FFFF716, and 0FFFFB16. The flash memory must have a program with the ID code set in these addresses.



20.4.1 EW Mode 0

The MCU enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to 1 (CPU rewrite mode enabled) and is ready to accept software commands. EW mode 0 is selected by setting the FMR11 bit in the FMR1 register to 0.

To set the FMR01 bit to 1, set to 1 after first writing 0. The software commands control programming and erasing. The FMR0 register or the status register indicates whether a programming or erasing operations is completed.

When entering the erase-suspend during the auto-erasing, set the FMR40 bit to 1 (erase-suspend enabled) and the FMR41 bit to 1 (suspend request). After waiting for td(SR-ES) and verifying the FMR46 bit is set to 1 (auto-erase stop), access to the user ROM area. When setting the FMR41 bit to 0 (erase restart), auto-erasing is restarted.

20.4.2 EW Mode 1

EW mode 1 is selected by setting the FMR11 bit to 1 after the FMR01 bit is set to 1 (set to 1 after first writing 0).

The FMR0 register indicates whether or not a programming or an erasing operation is completed. Read status register cannot be read in EW mode 1.

When an erase/program command is initiated, the CPU halts all program execution until the command operation is completed or erase-suspend request is generated.

When enabling an erase-suspend function, set the FMR40 bit to 1 (erase suspend enabled) and execute block erase commands. Also, the interrupt to transfer to erase-suspend must be set enabled preliminarily. When entering erase-suspend after td(SR-ES) from an interrupt is requested, interrupts can be accepted.

When an interrupt request is generated, the FMR41 bit is automatically set to 1 (suspend request) and an auto-erasing is suspended. If an auto-erasing has not completed (when the FMR00 bit is 0) after an interrupt process is completed, set the FMR41 bit to 0 (erase restart) and execute block erase commands again.



20.11.2 Example of Circuit Application in CAN I/O Mode

Figure 20.21 shows example of circuit application in CAN I/O mode. Refer to the user's manual for CAN programmer to handle pins controlled by a CAN programmer.



Figure 20.21 Circuit Application in CAN I/O Mode



Timing Requirements

Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Symbol	Parameter	Standard clock mode		High-speed clock mode		l la it
		Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock 0 status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock 1 status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs

Table 21.23 Multi-master I²C bus Line





Figure 22.5 When Updating Period of CAN Module Matches Access Period from CPU



Figure 22.6 With a Wait Time of 3fCAN Before CPU Read



Figure 22.7 When Polling Period of CPU is 3fCAN or Longer