



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30291fathp-u3aae9">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30291fathp-u3aae9</a>

**Table 1.14 Pin Description (64-pin and 80-pin packages) (Continued)**

Classification	Symbol	I/O Type	Function
Timer S	INPC10 to INPC17	I	Input pins for the time measurement function
	OUTC10 to OUTC17	O	Output pins for the waveform generating function
CAN	CRX	I	Input pin for the CAN communication function
	CTX	O	Output pin for the CAN communication function
I/O Ports	P00 to P03 P15 to P17 P20 to P27 P30 to P33 P60 to P67 P70 to P77 P80 to P87 P90 to P93 P100 to P107	I/O	CMOS I/O ports which have a direction register determines an individual pin is used as an input port or an output port. A pull-up resistor is selectable for every 4 input ports.

I: Input      O: Output      I/O: Input and output

## 7.7 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function protects the clock from modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit in the PM2 register is set to 1 (clock modification disabled), the following bits are protected against writes:

- Bits CM02, CM05, and CM07 in CM0 register
- Bits CM10 and CM11 in CM1 register
- CM20 bit in CM2 register
- All bits in the PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit in the CM0 register is 0 (main clock oscillating) and CM07 bit is 0 (main clock selected for the CPU clock source):

- (1) Set the PRC1 bit in the PRCR register to 1 (enable writes to PM2 register).
- (2) Set the PM21 bit in the PM2 register to 1 (disable clock modification).
- (3) Set the PRC1 bit in the PRCR register to 0 (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is 1.

## 7.8 Oscillation Stop and Re-oscillation Detect Function


The oscillation stop and re-oscillation detect function detects the re-oscillation after stop of main clock oscillation circuit. When the oscillation stop and re-oscillation detection occurs, the oscillation stop detect function is reset or oscillation stop and re-oscillation detection interrupt is generated, depending on the CM27 bit set in the CM2 register. The oscillation stop detect function is enabled or disabled by the CM20 bit in the CM2 register. **Table 7.8** lists a specification overview of the oscillation stop and re-oscillation detect function.

**Table 7.8 Specification Overview of Oscillation Stop and Re-oscillation Detect Function**

Item	Specification
Oscillation stop detectable clock and frequency bandwidth	$f(X_{IN}) \geq 2 \text{ MHz}$
Enabling condition for oscillation stop, re-oscillation detection function	Set CM20 bit to 1(enable)
Operation at oscillation stop, re-oscillation detection	<ul style="list-style-type: none"> <li>•Reset occurs (when CM27 bit =0)</li> <li>•Oscillation stop, re-oscillation detection interrupt occurs(when CM27 bit =1)</li> </ul>

## 9.2 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. **Figure 9.2** shows the interrupt vector.



**Figure 9.2** Interrupt Vector

### 9.2.1 Fixed Vector Tables


The fixed vector tables are allocated to the addresses from FFFDC<sub>16</sub> to FFFFF<sub>16</sub>. **Table 9.1** lists the fixed vector tables. In the flash memory version of MCU, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

**Table 9.1** Fixed Vector Tables

Interrupt source	Vector table addresses Address (L) to address (H)	Remarks	Reference
Undefined instruction	FFFD <sub>C16</sub> to FFFD <sub>F16</sub>	Interrupt on UND instruction	M16C/60, M16C/20 serise software maual
Overflow	FFFE <sub>016</sub> to FFFE <sub>316</sub>	Interrupt on INTO instruction	
BRK instruction	FFFE <sub>416</sub> to FFFE <sub>716</sub>	If the contents of address FFFE <sub>716</sub> is FF <sub>16</sub> , program execution starts from the address shown by the vector in the relocatable vector table	
Address match	FFFE <sub>816</sub> to FFFEB <sub>16</sub>		Address match interrupt
Single step <sup>(1)</sup>	FFFE <sub>C16</sub> to FFFE <sub>F16</sub>		
Watchdog timer Oscillation stop and re-oscillation detection, low voltage detection	FFFF <sub>016</sub> to FFFF <sub>316</sub>		Watchdog timer, clock generating circuit, voltage detection circuit
DBC <sup>(1)</sup>	FFFF <sub>416</sub> to FFFF <sub>716</sub>		
NMI	FFFF <sub>816</sub> to FFFF <sub>B16</sub>		NMI interrupt
Reset <sup>(2)</sup>	FFFF <sub>C16</sub> to FFFFF <sub>16</sub>		Reset

NOTE:

- Do not normally use this interrupt because it is provided exclusively for use by development tools.




Timer Ai Mode Register (i=0 to 4)  
(When not using two-phase pulse signal processing)

<div><div>b7b6b5b4b3b2b1b0</div><div><div></div><div></div><div>0</div><div></div><div></div><div></div><div>0</div><div>1</div></div></div>								Symbol TA0MR to TA4MR	Address 0396 <sub>16</sub> to 039A <sub>16</sub>	After Reset 00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								TMOD0	Operation mode select bit	b1 b0 0 1 : Event counter mode <sup>(1)</sup>	RW
								TMOD1			RW
								MR0	Pulse output function select bit	0: Pulse is not output (TA <sub>IOUT</sub> pin functions as I/O port) 1: Pulse is output (TA <sub>IOUT</sub> pin functions as pulse output pin)	RW
								MR1	Count polarityselect bit <sup>(2)</sup>	0: Counts external signal's falling edge 1: Counts external signal's rising edge	RW
								MR2	Up/down switching cause select bit	0: UDF register 1: Input signal to TA <sub>IOUT</sub> pin <sup>(3)</sup>	RW
								MR3	Set to 0 in event counter mode		RW
								TCK0	Count operation type select bit	0: Reload type 1: Free-run type	RW
								TCK1	Can be 0 or 1 when not using two-phase pulse signal processing		RW

NOTES:

1. During event counter mode, the count source can be selected using registers ONSF and TRGSR.
2. Effective when bits TAI<sub>TGH</sub> and TAI<sub>TGL</sub> in the ONSF or TRGSR register are 00<sub>2</sub> (TA<sub>IIN</sub> pin input).
3. Decrement when input on TA<sub>IOUT</sub> pin is low or increment when input on that pin is high. The port direction bit for TA<sub>IOUT</sub> pin must be set to 0 (input mode).

**Figure 12.8 TAI<sub>MR</sub> Register in Event Counter Mode (when not using two-phase pulse signal processing)**

**Figure 12.34 Sawtooth Wave Modulation Operation**

## Interrupt Enable Register 0

b7	b6	b5	b4	b3	b2	b1	b0	Symbol G1IE0	Address 0331 <sub>16</sub>	After Reset 00 <sub>16</sub>	
<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>				
								Bit Symbol	Bit Name	Function	RW
								G1IE00	Interrupt enable 0, CH0	0 : IC/OC interrupt 0 request disable 1 : IC/OC interrupt 0 request enable	RW
								G1IE01	Interrupt enable 0, CH1		RW
								G1IE02	Interrupt enable 0, CH2		RW
								G1IE03	Interrupt enable 0, CH3		RW
								G1IE04	Interrupt enable 0, CH4		RW
								G1IE05	Interrupt enable 0, CH5		RW
								G1IE06	Interrupt enable 0, CH6		RW
								G1IE07	Interrupt enable 0, CH7		RW

## Interrupt Enable Register 1

<div><div><div>b7</div><div>b6</div><div>b5</div><div>b4</div><div>b3</div><div>b2</div><div>b1</div><div>b0</div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div>								Symbol G1IE1	Address 0332 <sub>16</sub>	After Reset 00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								G1IE10	Interrupt enable 1, CH0	0 : IC/OC interrupt 1 request disable 1 : IC/OC interrupt 1 request enable	RW
								G1IE11	Interrupt enable 1, CH1		RW
								G1IE12	Interrupt enable 1, CH2		RW
								G1IE13	Interrupt enable 1, CH3		RW
								G1IE14	Interrupt enable 1, CH4		RW
								G1IE15	Interrupt enable 1, CH5		RW
								G1IE16	Interrupt enable 1, CH6		RW
								G1IE17	Interrupt enable 1, CH7		RW


Figure 13.10 G1IE0 and G1IE1 Registers




### 14.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register ( $i=0$  to 2) to select the transfer clock polarity. **Figure 14.11** shows the polarity of the transfer clock.

(1) When the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)



(2) When the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)



$i = 0$  to 2

NOTES:


1. This applies to the case where the UFORM bit in the UiC0 register is set to 0 (LSB first) and the UiLCH bit in the UiC1 register is set to 0 (no reverse).
2. When not transferring, the CLKi pin outputs a high signal.

**Figure 14.11 Polarity of transfer clock**


### 14.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register ( $i=0$  to 2) to select the transfer format. **Figure 14.12** shows the transfer format.

(1) When the UFORM bit in the UiC0 register is set to 0 (LSB first)



(2) When the UFORM bit in the UiC0 register is set to 1 (MSB first)



$i = 0$  to 2

NOTE:

1. This applies to the case where the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UiLCH bit in the UiC1 register is set to 0 (no reverse).


**Figure 14.12 Transfer format**

#### 14.1.1.4 Continuous receive mode

When the UiRRM bit ( $i=0$  to 2) is set to 1 (continuous receive mode), the TI bit in the UiC1 register is set to 0 (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit is set to 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the bit 2 and bit 3 in the UCON register, respectively, and the U2RRM bit is the bit 5 in the U2C1 register.

#### 14.1.1.5 Serial data logic switch function (UART2)


When the U2LCH bit in the U2C1 register is set to 1 (reverse), the data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. **Figure 14.13** shows serial data logic.



**Figure 14.13** Serial data logic switch timing

#### 14.1.1.6 Transfer clock output from multiple pins function (UART1)

The CLKMD1 to CLKMD0 bits in the UCON register can choose one from two transfer clock output pins. (See **Figure 14.14**) This function is valid when the internal clock is selected for UART1.



**Figure 14.14** Transfer Clock Output From Multiple Pins

#### 14.1.3.7 ACK and NACK

If the STSPSEL bit in the U2SMR4 register is set to 0 (start and stop conditions not generated) and the ACKC bit in the U2SMR4 register is set to 1 (ACK data output), the value of the ACKD bit in the U2SMR4 register is output from the SDA2 pin.

If the IICM2 bit is set to 0, a NACK interrupt request is generated if the SDA2 pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDA2 pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACK2 is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

#### 14.1.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit is set to 1 (UART2 initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the U2TB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UART2 output value does not change state and remains the same as when a start condition was detected until the first bit in the data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to 1 (SCL2 wait output enabled). Consequently, the SCL2 pin is pulled low at the falling edge of the ninth clock pulse.


Note that when UART2 transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



## 16.1 I<sup>2</sup>C0 Data Shift Register (S00 register)

The S00 register is an 8-bit data shift register to store a received data and to write a transmit data. When a transmit data is written to the S00 register, the transmit data is synchronized with a SCL clock and the data is transferred from bit 7. Then, every one bit of the data is transmitted, the register's content is shifted for one bit to the left. When the SCL clock and the data is imported into the S00 register from bit 0. Every one bit of the data is imported, the register's content is shifted for one bit to the left. **Figure 16.9** shows the timing to store the receive data to the S00 register.

The S00 register can be written when the ES0 bit in the S1D0 register is set to 1 (I<sup>2</sup>C0 bus interface enabled). If the S00 register is written when the ES0 bit is set to 1 and the MST bit in the S10 register is set to 1 (master mode), the bit counter is reset and the SCL clock is output. Write to the S00 register when the START condition is generated or when an "L" signal is applied to the SCL pin. The S00 register can be read anytime regardless of the ES0 bit value.



**Figure 16.9 The Receive Data Storing Timing of S00 Register**

## 16.2 I<sup>2</sup>C0 Address Register (S0D0 register)

The S0D0 register consists of bits SAD6 to SAD0, total of 7. At the addressing is formatted, slave address is detected automatically and the 7-bit received address data is compared with the contents of bits SAD6 to SAD0.

### 16.5.5 Bit 4: I<sup>2</sup>C bus Interface Interrupt Request Bit (PIN)

The PIN bit generates an I<sup>2</sup>C bus interface interrupt request signal. Every one byte data is transferred, the PIN bit is changed from 1 to 0. At the same time, an I<sup>2</sup>C bus interface interrupt request is generated. The PIN bit is synchronized with the last clock of the internal transfer clock (when ACK-CLK=1, the last clock is the ACK clock: when the ACK-CLK=0, the last clock is the 8th clock) and it becomes 0. The interrupt request is generated on the falling edge of the PIN bit. When the PIN bit is set to 0, the clock applied to SCL maintains "L" and further clock generation is disabled. When the ACK-CLK bit is set to 1 and the WIT bit in the S3D0 register is set to 1 (enable the I<sup>2</sup>C bus interface interrupt of data receive completion). The PIN bit is synchronized with the last clock and the falling edge of the ACK clock. Then, the PIN bit is set to 0 and I<sup>2</sup>C bus interface interrupt request is generated. **Figure 16.11** shows the timing of the I<sup>2</sup>C bus interface interrupt request generation.

The PIN bit is set to 1 in one of the following conditions:


- When data is written to the S00 register
- When data is written to the S20 register (when the WIT bit is set to 1 and the internal WAIT flag is set to 1)
- When the ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C bus interface disabled)
- When the IHR bit in the S1D0 register is set to 1(reset)

The PIN bit is set to 0 in one of the following conditions:

- With completion of 1-byte data transmit (including a case when arbitration lost is detected)
- With completion of 1-byte data receive
- When the ALS bit in the S1D0 register is set to 0 (addressing format) and slave address is matched or general call address is received successfully in slave receive mode
- When the ALS bit is set to 1 (free format) and the address data is received successfully in slave receive mode

### 16.5.6 Bit 5: Bus Busy Flag (BB)

The BB flag indicates the operating conditions of the bus system. When the BB flag is set to 0, a bus system is not in use and a START condition can be generated. The BB flag is set and reset based on an input signal of the SCL and SDA pins either in master mode or in slave mode. When the START condition is detected, the BB flag is set to 1. On the other hand, when the STOP condition is detected, the BB flag is set to 0. Bits SSC4 to SSC0 in the S2D0 register decide to detect between the START condition and the STOP condition. When the ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the BB flag is set to 0. Refer to **16.9 START Condition Generation Method** and **16.11 STOP Condition Generation Method**.



**Figure 16.11** Interrupt request signal generation timing

**Figures 17.2 and 17.3** show the bit mapping in each slot in byte access and word access. The content of each slot remains unchanged unless transmission or reception of a new message is performed.




Figure 17.2 Bit Mapping in Byte Access




Figure 17.3 Bit Mapping in Word Access




Figure 20.10 Processing Before and After Low Power Dissipation Mode






Figure 21.2 Timing Diagram (2)




Figure 21.3 Timing Diagram (3)

$$V_{CC} = 5V$$

**Timing Requirements**

( $V_{CC} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 21.61 Multi-master I<sup>2</sup>C bus Line**

Symbol	Parameter	Standard clock mode		High-speed clock mode		Unit
		Min.	Max.	Min.	Max.	
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock 0 status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock 1 status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs




Figure 21.13 Timing Diagram (1)

## 22.6 Timers

### 22.6.1 Timer A

#### 22.6.1.1 Timer A (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAI<sub>MR</sub> (i = 0 to 4) register and the TAI register before setting the TAI<sub>S</sub> bit in the TABSR register to 1 (count starts).  
Always make sure the TAI<sub>MR</sub> register is modified while the TAI<sub>S</sub> bit remains 0 (count stops) regardless whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAI register. However, if the TAI register is read at the same time the counter is reloaded, the read value is always FFFF<sub>16</sub>. If the TAI register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
3. If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA1<sub>OUT</sub>, TA2<sub>OUT</sub> and TA4<sub>OUT</sub> pins go to a high-impedance state.

#### 22.6.1.2 Timer A (Event Counter Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAI<sub>MR</sub> (i = 0 to 4) register, the TAI register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the ONSF register and the TRGSR register before setting the TAI<sub>S</sub> bit in the TABSR register to 1 (count starts).  
Always make sure bits TAZIE, TA0TGL, and TA0TGH in the TAI<sub>MR</sub> register, the UDF register, the ONSF register, and the TRGSR register are modified while the TAI<sub>S</sub> bit remains 0 (count stops) regardless whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAI register. However, if the TAI register is read at the same time the counter is reloaded, the read value is always FFFF<sub>16</sub> when the timer counter underflows and 0000<sub>16</sub> when the timer counter overflows. If the TAI register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
3. If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA1<sub>OUT</sub>, TA2<sub>OUT</sub> and TA4<sub>OUT</sub> pins go to a high-impedance state.

# REVISION HISTORY

# M16C/29 Hardware Manual

Rev.	Date	Description	
		Page	Summary
		63	• <b>Figure 7.11 State Transition to Stop Mode and Wait Mode</b> modified, Note 7 is added
		64	• <b>Figure 7.12 State Transition in Normal Mode</b> modified, note 5 deleted, note 6 and 7 are simplified
		65	• <b>Table 7.7 Allowed Transition and Setting</b> note 2 partially modified, table contents are partially modified
		68	• <b>Figure 7.13 Procedure to Switch Clock Source From On-chip Oscillator Clock to Main Clock</b> is modified
			<b>Interrupt</b>
		70	• Note is newly added
		73	• <b>Table 9.1 Fixed Vector Tables</b> Note 2 is added
			<b>Watchdog Timer</b>
		89	• Additional information of the WDTS register is inserted
		90	• <b>Figure 10.1 Watchdog Timer Block Diagram</b> modified
		-	• <b>Figure 10.2 WDC Register and WDTS Register</b> All notes are deleted
		-	• <b>10.2 Cold Start/Warm Start</b> Section is deleted
			<b>DMAC</b>
		96	• Note is added
			<b>Timer</b>
		105	• <b>Figure 12.6 TRGSR Register</b> Note 2 added
		117	• <b>12.2 Timer B</b> Description of A/D trigger mode modified
			• <b>Figure 12.15 Timer B Block Diagram</b> “A/D trigger mode” is added
		123	• <b>12.2.4 A/D Trigger Mode</b> Description modified
		129	• <b>Figure 12.28 IDB0 Register, IDB1 Register, DTT Register, and ICTB2 Register</b> Information of bit 7 and 6 modified
		131	• <b>Figure 12.30 TB2SC Register</b> Note 4 added, contents modified
		133	• <b>Figure 12.32 TA1MR Register, TA2MR Register, TA4MR Register</b> MR0 bit is modified
		134	• <b>Figure 12.33 Triangular Wave Modulation Operation</b> Description modified
		135	• <b>Figure 12.34 Sawtooth Wave Modulation Operation</b> Description modified
		139	• <b>Figure 12.38 TPRC Register</b> Bit map is modified
			<b>Timer S</b>
		142	• <b>Figure 13.2 G1BT and G1BCR0 Registers</b> Function of G1BT register modified, note 3 is added, function of bits 5 to 3 modified, description patially modified
		143	• <b>Figure 13.3 G1BCR1 Register</b> Note 1 is partially added
		146	• <b>Figure 13.6 G1TM0 to G1TM7 Registers</b> Note 3 and 4 are added
		151-166	• <b>Table 13.2, 13.5, 13.8, 13.9 and 13.10</b> Output wave form and Selectable function are modified
		155	• <b>Figure 13.15 Base Timer Reset Operation by Base Timer Reset Register</b> Base timer overflow request line is added, base timer interrupt line is modified,