E. Renesas Electronics America Inc - M30291FATHP#U3AAG4 Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30291fathp-u3aag4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

As of March. 2007

1.3 Product List

Tables 1.3 to 1.5 list the M16C/29 Group products and Figure 1.3 shows the type numbers, memory sizes and packages. Tables 1.6 to 1.8 list the product code of flash memory version for M16C/29 Group. Figure 1.4 to Figure 1.6 show the marking diagram of flash memory version for M16C/29 Group.

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30290FAHP	96 K + 4 K	8 K			
M30290FCHP	128 K + 4 K	12 K	FLQFUUOUKD-A (OUFUQ-A)	Flash	U3, U5,
M30291FAHP	96 K + 4 K	8 K		Memory	U7, U9
M30291FCHP	128 K + 4 K	12 K	FLQF0004RD-A(04F0Q-A)		
M30290M8-XXXHP	64 K	4 K			
M30290MA-XXXHP	96 K	8 K	PLQP0080KB-A (80P6Q-A)		
M30290MC-XXXHP	128 K	12 K		Mask	113 115
M30291M8-XXXHP	64 K	4 K		ROM	03, 03
M30291MA-XXXHP	96 K	8 K	PLQP0064KB-A (64P6Q-A)		
M30291MC-XXXHP	128 K	12 K			

Table 1.3 Product List (1) -Normal Version

Table 1.4 Product List (2) -T Version

Table 1.4 Product List (2) -T Version				As of M	arch, 2007
Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30290FATHP	96 K + 4 K	8 K		Flash	U3, U5, U7, U9
M30290FCTHP	128 K + 4 K	12 K			
M30291FATHP	96 K + 4 K	8 K		Memory	
M30291FCTHP	128 K + 4 K	12 K			
M30290M8T-XXXHP	64 K	4 K		Mask ROM	UO
M30290MAT-XXXHP	96 K	8 K	PLQP0080KB-A (80P6Q-A)		
M30290MCT-XXXHP	128 K	12 K			
M30291M8T-XXXHP	64 K	4 K			
M30291MAT-XXXHP	96 K	8 K	PLQP0064KB-A (64P6Q-A)		
M30291MCT-XXXHP	128 K	12 K	1		





Figure 1.4 Marking Diagrams of Flash Memory Version - M16C/29 Group Normal-ver. (Top View)



Figure 1.5 Marking Diagrams of Flash Memory Version - M16C/29 Group T-ver. (Top View)

RENESAS

Table 4.2 SFR Information (2)

Address	Register	Symbol	After reset
004016			
004116	CAN0 wakeup interrupt control register	C01WKIC	XXXXX0002
004216	CAN0 successful reception interrupt control register	CORECIC	XXXXX0002
004316	CAN0 successful transmission interrupt control register	COTRMIC	XXXXX0002
004416	INT3 interrupt control register	INT3IC	XX00X0002
004516	ICOC 0 interrupt control register	ICOCOIC	XXXXX0002
004616	ICOC 1 interrupt control register, I ² C bus interface interrupt control register 1	ICOC1IC,IICIC	XXXXX0002
004716	ICOC base timer interrupt control register, ScL/SDA interrupt control register 2	BTIC,SCLDAIC	XXXXX0002
004816	SI/O4 interrupt control register, INT5 interrupt control register	S4IC, INT5IC	XX00X0002
004916	SI/O3 interrupt control register, IN14 interrupt control register	S3IC, INT4IC	XX00X0002
004A ₁₆	UAR 12 Bus collision detection interrupt control register	BCNIC	XXXXX0002
004B ₁₆	DMAU Interrupt control register	DIMUIC	XXXXX0002
004C16	DMAT Interrupt control register		
004D16	AD conversion interrupt control register Key input interrupt control projetor (Note 2)		
004E16	Image: Additional and the second se		
004F16	UART2 transmit interrupt control register	5211C \$281C	
005016	UARTO transmit interrupt control register	SOTIC	XXXXX0002 XXXXX0002
005216	UARTO receive interrupt control register	SORIC	XXXXX0002 XXXXX0002
005216	UART1 transmit interrupt control register	SITIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516		TAOIC	XXXXX0002
005616	TimerA1 interrupt control register	TA1IC	XXXXX0002
005716	TimerA2 interrupt control register	TA2IC	XXXXX0002
005816	TimerA3 interrupt control register	TA3IC	XXXXX0002
005916	TimerA4 interrupt control register	TA4IC	XXXXX0002
005A16	TimerB0 interrupt control register	TBOIC	XXXXX0002
005B16	TimerB1 interrupt control register	TB1IC	XXXXX0002
005C16	TimerB2 interrupt control register	TB2IC	XXXXX0002
005D16	INT0 interrupt control register	INTOIC	XX00X0002
005E16	INT1 interrupt control register	INT1IC	XX00X0002
005F16	INT2 interrupt control register	INT2IC	XX00X0002
006016	CAN0 message box 0: Identifier/DLC		XX16
006116			XX16
006216			XX16
006316			XX16
006416			XX16
006516			XX16
006616	CAN0 message box 0 : Data field		XX16
006716			XX16
006816			XX16
006916			XX16
006A16			XX16
006B16			XX16
006C16			XX16
006D16			XX16
006E16	CANU message box 0 : Time stamp		XX16
006F16			XX16
007016	CANU message box 1: Identifier/DLC		XX16
007116			
007216			
007316			
007540			XX16
007640	CAN0 message box 1 · Data field		XX16
007710	To are moodye box 1. Data new		XX16
007810			XX16
007040			XX16
007440			XX16
007B16			XX16
007C16			XX16
007D16			XX16
007E16	CAN0 message box 1 : Time stamp		XX16
007F16			XX16

Note 1: The blank areas are reserved and cannot be used by users. Note 2: A/D conversion interrupt control register is effective when the bit1(Interrupt source select register (address 35Eh IFSR2A) is set to "0". Key input interrupt control register is effective when the bit1 is set to "1". X : Undefined

9.2 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. **Figure 9.2** shows the interrupt vector.



Figure 9.2 Interrupt Vector

9.2.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFF16. **Table 9.1** lists the fixed vector tables. In the flash memory version of MCU, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

Table 9.1 Fixed Vector Tables

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	serise software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table	maual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (1)	FFFEC16 to FFFEF16		
Watchdog timer Oscillation stop and re-oscillation detection, low voltage detection	FFFF016 to FFFF316		Watchdog timer, clock generating circuit, voltage detection circuit
DBC (1)	FFFF416 to FFFF716		
NMI	FFFF816 to FFFFB16		NMI interrupt
Reset(2)	FFFFC16 to FFFFF16		Reset

NOTE:

1. Do not normally use this interrupt because it is provided exclusively for use by development tools.

9.4.3 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. **Figure 9.7** shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.



Figure 9.7 Stack Status Before and After Acceptance of Interrupt Request

Table 11.1 DMAC Specifications

Item		Specification
No. of channels	6	2 (cycle steal method)
Transfer memory space		 From any address in the 1M bytes space to a fixed address
		 From a fixed address to any address in the 1M bytes space
		 From a fixed address to a fixed address
Maximum No. of	bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request fa	actors (1, 2)	Falling edge of INT0 or INT1
		Both edge of INT0 or INT1
		Timer A0 to timer A4 interrupt requests
		Timer B0 to timer B2 interrupt requests
		UART0 transfer, UART0 reception interrupt requests
		UART1 transfer, UART1 reception interrupt requests
		UART2 transfer, UART2 reception interrupt requests
		SI/O3, SI/O4 interrupt requests
		A/D conversion interrupt requests
		Timer S(IC/OC) requests
		Software triggers
Channel priority	/	DMA0 > DMA1 (DMA0 takes precedence)
Transfer unit		8 bits or 16 bits
Transfer addres	ss direction	forward or fixed (The source and destination addresses cannot both be
		in the forward direction)
Transfer mode	Single transfer	Transfer is completed when the DMAi transfer counter (i = 0,1)
		underflows after reaching the terminal count
	Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value
		of the DMAi transfer counter reload register and a DMA transfer is con
		tinued with it
DMA interrupt requ	est generation timing	When the DMAi transfer counter underflowed
DMA startup		Data transfer is initiated each time a DMA request is generated when
the		DMAE bit in the DMAiCON register = 1 (enabled)
DMA shutdown	Single transfer	When the DMAE bit is set to 0 (disabled)
		After the DMAi transfer counter underflows
Repeat transfer		When the DMAE bit is set to 0 (disabled)
Reload timing	for forward ad-	When a data transfer is started after setting the DMAE bit to 1 (en
dress pointer a	nd transfer	abled), the forward address pointer is reloaded with the value of the
counter		SARi or the DARi pointer whichever is specified to be in the forward
		direction and the DMAi transfer counter is reloaded with the value of the
		DMAi transfer counter reload register

NOTES:

1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.

- 2. The selectable causes of DMA requests differ with each channel.
- 3. Make sure that no DMAC-related registers (addresses 002016 to 003F16) are accessed by the DMAC.



Figure 12.2. Timer B Configuration

Register	Bit	Function		
		Master	Slave	
U2TB	0 to 7	Set transmission data	Set transmission data	
U2RB ⁽¹⁾	0 to 7	Reception data can be read	Reception data can be read	
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit	
	ABT	Arbitration lost detection flag	Invalid	
	OER	Overrun error flag	Overrun error flag	
U2BRG	0 to 7	Set bit rate	Invalid	
U2MR ⁽¹⁾	SMD2 to SMD0	Set to 0102	Set to 0102	
	CKDIR	Set to 0	Set to 1	
	IOPOL	Set to 0	Set to 0	
U2C0	CLK1, CLK0	Select the count source for the U2BRG register	Invalid	
	CRS	Invalid because CRD = 1	Invalid because CRD = 1	
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag	
	CRD	Set to 1	Set to 1	
	NCH	Set to 1	Set to 1	
	CKPOL	Set to 0	Set to 0	
	UFORM	Set to 1	Set to 1	
U2C1	TE	Set this bit to 1 to enable transmission	Set this bit to 1 to enable transmission	
	TI	Transmit buffer empty flag	Transmit buffer empty flag	
	RE	Set this bit to 1 to enable reception	Set this bit to 1 to enable reception	
	RI	Reception complete flag	Reception complete flag	
	U2IRS	Invalid	Invalid	
	U2RRM,	Set to 0	Set to 0	
	U2LCH, U2ERE			
U2SMR	IICM	Set to 1	Set to 1	
	ABC	Select the timing at which arbitration-lost	Invalid	
		is detected		
	BBS	Bus busy flag	Bus busy flag	
	3 to 7	Set to 0	Set to 0	
U2SMR2	IICM2	Refer to Table 14.13	Refer to Table 14.13	
	CSC	Set this bit to 1 to enable clock	Set to 0	
		synchronization		
	SWC	Set this bit to 1 to have SCL2 output	Set this bit to 1 to have SCL2 output	
		fixed to L at the falling edge of the 9th	fixed to "L" at the falling edge of the 9 th	
		bit of clock	bit of clock	
	ALS	Set this bit to 1 to have SDA2 output	Set to 0	
		stopped when arbitration-lost is detected		
	STAC	Set to 0	Set this bit to 1 to initialize UART2 at	
			start condition detection	
	SWC2	Set this bit to 1 to have SCL2 output	Set this bit to 1 to have SCL2 output	
		forcibly pulled low	forcibly pulled low	
	SDHI	Set this bit to 1 to disable SDA2 output	Set this bit to 1 to disable SDA2 output	
	7	Set to 0	Set to 0	
U2SMR3	0, 2, 4 and NODC	Set to 0	Set to 0	
	СКРН	Refer to Table 14.13	Refer to Table 14.13	
	DL2 to DL0	Set the amount of SDA2 digital delay	Set the amount of SDA2 digital delay	

Table 14.11 Registers to Be Used and Settings in I²C bus mode (1) (Continued)

NOTE:

1. Not all bits in the register are described above. Set those bits to 0 when writing to the registers in I²C bus mode.



Register	Bit	Func	ction
		Master	Slave
U2SMR4	STAREQ	Set this bit to 1 to generate start	Set to 0
		condition	
	RSTAREQ	Set this bit to 1 to generate restart	Set to 0
		condition	
	STPREQ	Set this bit to 1 to generate stop	Set to 0
		condition	
	STSPSEL	Set this bit to 1 to output each condition	Set to 0
	ACKD	Select ACK or NACK	Select ACK or NACK
	ACKC	Set this bit to 1 to output ACK data	Set this bit to 1 to output ACK data
	SCLHI	Set this bit to 1 to have SCL2 output	Set to 0
		stopped when stop condition is detected	
	SWC9	Set to 0	Set this bit to 1 to set the SCL2 to "L"
			hold at the falling edge of the 9th bit of
			clock

Table 14.12 Registers to Be Used and Settings in I²C bus Mode (2) (Continued)

NOTE:

1: Not all bits in the register are described above. Set those bits to 0 when writing to the registers in I^2C bus mode.



14.1.5 Special Mode 3 (IEBus mode)(UART2)

In this mode, one bit in the IEBus is approximated with one byte of UART mode waveform.

Table 14.17 lists the registers used in IEBus mode and the register values set. **Figure 14.30** shows the functions of bus collision detect function related bits.

If the TxD2 pin output level and RxD2 pin input level do not match, a UART2 bus collision detect interrupt request is generated.

Register	Bit	Function
U2TB	0 to 8	Set transmission data
U2RB ⁽¹⁾	0 to 8	Reception data can be read
	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set bit rate
U2MR	SMD2 to SMD0	Set to 1102
	CKDIR	Select the internal clock or external clock
	STPS	Set to 0
	PRY	Invalid because PRYE is set to 0
	PRYE	Set to 0
	IOPOL	Select the TxD/RxD input/output polarity
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRDis set to 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Select TxD2 pin output mode
	CKPOL	Set to 0
	UFORM	Set to 0
U2C1	TE	Set this bit to 1 to enable transmission
	ТІ	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	U2IRS	Select the source of UART2 transmit interrupt
	U2RRM,	Set to 0
	U2LCH, U2ERE	
U2SMR	0 to 3, 7	Set to 0
	ABSCS	Select the sampling timing at which to detect a bus collision
	ACSE	Set this bit to 1 to use the auto clear function of transmit enable bit
	SSS	Select the transmit start condition
U2SMR2	0 to 7	Set to 0
U2SMR3	0 to 7	Set to 0
U2SMR4	0 to 7	Set to 0

Table 14.17 Registers to Be Used and Settings in IEBus Mode

NOTE:

1. Not all register bits are described above. Set those bits to 0 when writing to the registers in IEBus mode.



Figure 14.32 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.



Figure 14.32 SIM Interface Connection

14.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in theU2C1 register to 1.

When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in **Figure 14.33**. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to 0 and at the same time the TxD2 output is returned high.

When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.

Transfer clock		
RxD2	"H" ST (D0 (D1 (D2 (D3 (D4 (D5 (D6 (D7 (F	⊃_∕SP
TxD2	"Н"(1)	
U2C1 register RI bit	1	
This timing diagr	am applies to the case where the direct format is implemented.	ST: Start bit P: Even Parity
NOTE: 1. The output	of MCU is in the high-impedance state (pulled up externally).	SP: Stop bit

Figure 14.33 Parity Error Signal Output Timing



Figure 15.24 Operation Example in Delayed Trigger Mode1









Figure 16.17 Stop condition generation timing diagram

Table 16.8 Start	/Stop generation	timing table
------------------	------------------	--------------

	Start/Stop Condition Generation Select Bit	Standard Clock Mode	High-speed Clock Mode
Setup time	0	5.0 μs (20 cycles)	2.5 μs (10 cycles)
	1	13.0 μs (52 cycles)	6.5 μs (26 cycles)
Hold time	0	5.0 μs (20 cycles)	2.5 μs (10 cycles)
	1	13.0 μs (52 cycles)	6.5 μs (26 cycles)

N OTE:

1. Actual time at the time of VIIC = 4MHz, The contents in () denote cycle numbers.

As mentioned above, when bits MST and TRX are set to 1, START condition or STOP condition mode is entered by writing 1 or 0 to the BB flag in the S10 register and writing 0 to the PIN bit and 4 low-order bits in the S10 register at the same time. Then SDAMM is left open in the START condition standby mode and SDAMM is set to low-level ("L") in the STOP condition standby mode. When the S00 register is set, the START/STOP conditions are generated. In order to set bits MST and TRX to 1 without generating the START/STOP conditions, write 1 to the 4 low-order bits simultaneously. **Table 16.9** lists functions along with the S10 register settings.

		S10) Regis	ter Set	tings		Function	
MST	TRX	BB	PIN	AL	AAS	AS0	LRB	T unction
1	1	1	0	0	0	0	0	Setting up the START condition stand by in master transmit mode
1	1	0	0	0	0	0	0	Setting up the STOP condition stand by in master transmit mode
0/1	0/1	-	0	1	1	1	1	Setting up each communication mode (refer to 16.5 I ² C status register)



20.5.2 Flash Memory Control Register 1 (FMR1)

•FMR11 Bit

EW mode 1 is entered by setting the FMR11 bit to 1 (EW mode 1). The FMR11 bit is valid only when the FMR01 bit is set to 1.

•FMR16 Bit

The combined setting of bits FMR02 and FMR16 enables program and erase in the user ROM area. To set the FMR16 bit to 1, first set it to 0 and then 1. The FMR16 bit is valid only when the FMR01 bit is set to 1 (CPU rewrite mode enable).

•FMR17 Bit

If the FMR17 bit is set to 1 (with wait state), 1 wait state is inserted when blocks A and B are accessed, regardless of the content of the PM17 bit in the PM1 register. The PM17 bit setting is reflected to access other blocks and internal RAM, regardless of the FMR17 bit setting.

Set the FMR17 bit to 1 (with wait state) to rewrite more than 100 times (U7, U9).

Table 20.4 Protection using	FMR16 and FMR02
-----------------------------	-----------------

FMR16	FMR02	Block A, Block B	Block 0, Block 1	other user block
0	0	write enabled	write disabled	write disabled
0	1	write enabled	write disabled	write disabled
1	0	write enabled	write disabled	write enabled
1	1	write enabled	write enabled	write enabled

20.5.3 Flash Memory Control Register 4 (FMR4)

•FMR40 Bit

The erase-suspend function is enabled when the FMR40 bit is set to 1 (enabled).

•FMR41 Bit

When the FMR41 bit is set to 1 by program during auto-erasing in EW mode 0, erase-suspend mode is entered. In EW mode 1, the FMR41 bit is automatically set to 1 (suspend request) to enter erase-suspend mode when an enabled interrupt request is generated. Set the FMR41 bit to 0 (erase restart) to restart an auto-erasing operation.

•FMR46 Bit

The FMR46 bit is set to 0 during auto-erasing. It is set to 1 in erase-suspend mode. Do not access to flash memory when the FMR46 bit is set to 0.



Timing Requirements

Vcc = 3V

(VCC = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 21.27 Timer A Input (Counter Input in Event Counter Mode)

Currents of	Deventer	Star	1.1	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width		ns	
tw(TAL)	TAin input LOW pulse width	60		ns

Table 21.28 Timer A Input (Gating Input in Timer Mode)

			Standard		
Symbol	Parameter	Min.	Max.	Unit	
tc(TA)	TAin input cycle time	600		ns	
tw(TAH)	TAin input HIGH pulse width	300		ns	
tw(TAL)	TAin input LOW pulse width	300		ns	

Table 21.29 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	Onic	
tc(TA)	TAin input cycle time	300		ns	
tw(TAH)	TAin input HIGH pulse width	150		ns	
tw(TAL)	TAin input LOW pulse width	150		ns	

Table 21.30 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Currente e l	Deremeter	Star	1.134	
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width 150			

Table 21.31 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Currents et	Deremeter		Standard		
Symbol	Parameter	Min.	Max.	Unit	
tc(UP)	TAiout input cycle time	3000		ns	
tw(UPH)	TAiout input HIGH pulse width	1500		ns	
tw(UPL)	TAiout input LOW pulse width	1500		ns	
tsu(UP-TIN)	TAiout input setup time	600		ns	
th(TIN-UP)	TAiout input hold time	600		ns	

Table 21.32 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

C: make al	Deservator		Standard		
Symbol	Parameter	Min.	Max.	Unit	
tc(TA)	TAin input cycle time	2		μs	
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns	
tsu(TAOUT-TAIN)	TAilN input setup time	500		ns	





Figure 21.5 Timing Diagram (2)



Figure 21.6 Timing Diagram (3)

Vcc = 5V

Symbol Parameter			Moosurement Condition			Standard			
Symbol	Parameter	measurement condition			Min.	Тур.	Max.		
lcc	Power Supply Current	Output pins are left open and	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		18	25	mA	
	(Vcc=4.2 to 5.5V)	connected to Vss		On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA	
			Flash memory	f(BCLK) = 20 MHz, main clock, no division		18	25	mA	
				On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA	
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA	
			Flash memory erase	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA	
			Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25		μA	
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA	
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μA	
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA	
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA	
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		8.5		μA	
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		3		μA	
				While clock stops, Topr = 25° C		0.8	3	μA	

Table 21.47 Electrical Characteristics (2) (Note 1)

NOTES:

1. Referenced to Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified.

With one timer operates, using fc32.
 This indicates the memory in which the program to be executed exists.







22.2.2 Power Control

- 1. When exiting stop mode by hardware reset, the device will startup using the on-chip oscillator.
- 2. Set the MR0 bit in the TAiMR register(i=0 to 4) to 0 (pulse is not output) to use the timer A to exit stop mode.
- 3. When entering wait mode, insert a JMP.B instruction before a WAIT instruction. Do not excute any instructions which can generate a write to RAM between the JMP.B and WAIT instructions. Disable the DMA transfers, if a DMA transfer may occur between the JMP.B and WAIT instructions. After the WAIT instruction, insert at least 4 NOP instructions. When entering wait mode, the instruction queue reads ahead the instructions following WAIT, and depending on timing, some of these may execute before the MCU enters wait mode.

Program example when entering wait mode

Program Example:	JMP.B	L1	; Insert JMP.B instruction before WAIT instruction
L1:			
	FSET	I	;
	WAIT		; Enter wait mode
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

4. When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to 1, and then insert at least 4 NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to 1 (all clock stops), and, some of these may execute before the MCU enters stop mode or before the interrupt routine for returning from stop mode.

Program example when entering stop mode

Program Example:	FSET	I	
	BSET	CM10	; Enter stop mode
	JMP.B	L2	; Insert JMP.B instruction
L1:			
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

Appendix 2.2 Difference between M16C/28 and M16C/29 Group (T-ver./V-ver.)⁽¹⁾

Item	Description	M16C/28(T-ver./V-ver.)	M16C/29(T-ver./V-ver.)
Protection	Function of the PRC0 bit	Enable to set the CM0, CM1, CM2, POCR, PLC0 and PCLKR registers	Enable to set the CM0, CM1, CM2, POCR, PLC0, PCLKR and CCLKR registers
Interrupt	The IFSR20 bit setting in the IFSR2A register	Set to 1	Set to 0
	The b1 bit in the IFSR2A register	Not available (reserved bit)	Interrupt cause switching bit (0: A/D conversion, 1:key input)
	The b2 bit in the IFSR2A register	Not available (reserved bit)	Interrupt cause switching bit (0: CAN0 wake-up/ error)
	Interrupt cause in the Interrupt number 13	Key input interrupt	CAN0 error
	Interrupt cause in the Interrupt number 14	Key input interrupt	A/D, key input interrupt
CAN module	compatible to 2.0B	Not available (all related registers are reserved registers)	Available (1 channel)
Pin Function	2 pins (80-pin/85-pin package), 62 pins (64-pin package)	P93/AN24	P93/AN24/CTX
	3 pins (80-pin/85-pin package), 64 pins (64-pin package)	P92/TB2IN	P92/AN32/TB2IN/CRX

I: Input O: Output I/O: Input and output

NOTE:

 Since the M16C/28 group uses the common emulator used in the M16C/29 group, all the functions are available for M16C/28. When evaluating M16C/28 group, do not access to the SFR which is not built-in the M16C/28 gorup. Refere to hardware manual for details and electrical characteristics.

