E. Renesas Electronics America Inc - M30291FATHP#U3AAJ7 Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | - |
| Core Size | - |
| Speed | - |
| Connectivity | - |
| Peripherals | - |
| Number of I/O | - |
| Program Memory Size | • |
| Program Memory Type | - |
| EEPROM Size | - |
| RAM Size | |
| Voltage - Supply (Vcc/Vdd) | - |
| Data Converters | - |
| Oscillator Type | - |
| Operating Temperature | - |
| Mounting Type | • |
| Package / Case | - |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/m30291fathp-u3aaj7 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

7.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. **Figure 7.9** shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit in the CM0 register to 1 (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".



Figure 7.9 Examples of Sub Clock Connection Circuit

9.3.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to 1 (= enabled) enables the maskable interrupt. Setting the I flag to 0 (= disabled) disables all maskable interrupts.

9.3.2 IR Bit

The IR bit is set to 1 (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to 0 (= interrupt not requested).

The IR bit can be cleared to 0 in a program. Note that do not write 1 to this bit.

9.3.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 9.3 shows the settings of interrupt priority levels and **Table 9.4** shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- · I flag = 1
- · IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. In no case do they affect one another.

| ILVL2 to ILVL0 bits | Interrupt priority level | Priority order |
|---------------------|------------------------------|-------------------|
| 0002 | Level 0 (interrupt disabled) | |
| 0012 | Level 1 | Low |
| 0102 | Level 2 | |
| 0112 | Level 3 | |
| 1002 | Level 4 | |
| 1012 | Level 5 | |
| 1102 | Level 6 | ↓ |
| 1112 | Level 7 | High |

Table 9.3 Settings of Interrupt Priority Levels

Table 9.4 Interrupt Priority Levels Enabled by IPL

| IPL | Enabled interrupt priority levels |
|------|--|
| 0002 | Interrupt levels 1 and above are enabled |
| 0012 | Interrupt levels 2 and above are enabled |
| 0102 | Interrupt levels 3 and above are enabled |
| 0112 | Interrupt levels 4 and above are enabled |
| 1002 | Interrupt levels 5 and above are enabled |
| 1012 | Interrupt levels 6 and above are enabled |
| 1102 | Interrupt levels 7 and above are enabled |
| 1112 | All maskable interrupts are disabled |



| b6 | b5 | b4 | b3 | b2 | b1 | b0 | Symbol TA2MR t | o TA4MR | Address 039816 to 039 | After Reset | | |
|---------|-----------|----|-----|--|---|-----------------|---|-------------|--------------------------|-------------------------|----|--|
| \cdot | | ÷ | | Ļ | Ļ | Ļ | | | | | | |
| | | | | | - | | Bit Symbol | Bit | Name | Function | RV | |
| | | | 1 | 1 | ł | ι. | TMOD0 | о <i>г</i> | | b1 b0 | RW | |
| | | | | | ί. | | TMOD1 | Operation n | node select bit | 0 1: Event counter mode | RW | |
| | | | | | | MR0 | To use two-phase pulse signal processing, set this bit to $0 \label{eq:constraint}$ | | | | | |
| | MR1 | | | MR1 | To use two-phase pulse signal processing, set this bit to 0 | | | RW | | | | |
| MR2 | | | | MR2 | To use two | -phase pulse si | gnal processing, set this bit to 1 | RW | | | | |
| | | | MR3 | To use two-phase pulse signal processing, set this bit to 0 | | | RW | | | | | |
| | тско тск1 | | | TCK0 | Count operation type 0: Reload type select bit 1: Free-run type | | | RW | | | | |
| | | | | Two-phase pulse signal processing operation select bit (1)(2)0: Normal processing operation 1: Multiply-by-4 processing operation | | | RW | | | | | |

If two-phase pulse signal processing is desired, following register settings are required:
 Set the TAiP bit in the UDF register to 1 (two-phase pulse signal processing function enabled).
 Set bits TAiTGH and TAiTGL in the TRGSR register to 002 (TAiIN pin input).

• Set the port direction bits for TAIIN and TAIOUT to 0 (input mode).

Figure 12.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)



| Three-phase Output Buffer Register(i=0,1) ⁽¹⁾ | | | | | | | |
|--|------------------------|--|---|----|--|--|--|
| b7 b6 b5 b4 b3 b2 b1 b0 | Symbol IDB0 IDB1 | Address 034A16 034B16 | After Reset 001111112 001111112 | | | | |
| | Bit Symbol | Bit Name | Function | RW | | | |
| | DUi | U phase output buffer i | Write the output level 0: Active level | RW | | | |
| · · · · · · · · · · · · · · · · · · · | DUBi | Ū phase output buffer i | 1: Inactive level | RW | | | |
| | DVi | V phase output buffer i | When read, these bits show the three-phase output shift register value. | RW | | | |
| | DVBi | \overline{V} phase output buffer i | | RW | | | |
| | DWi | W phase output buffer i | | RW | | | |
| | DWBi | W phase output buffer i | | RW | | | |
| | (b7-b6) | Nothing is assigned. If neces these contents are 0 | ssary, set to 0. When read, | RO | | | |

NOTE:

1. Registers IDB0 and IDB1 values are transferred to the three-phase shift register by a transfer trigger. The value written to the IDB0 register aftera transfer trigger represents the output signal of each phase, and the next value written to the IDB1 register at the falling edge of the timer A1, A2, or A4 one-shot pulse represents the output signal of each phase.

Dead Time Timer (1, 2)

| b7 b0 | Symbol DTT | Address 034C16 | After Re Undefine | set ed | |
|-------|--|--|---|---------------|----|
| | | Function | | Setting Range | RW |
| | Assuming the set valu counting the count so after counting it n time whichever is going fro at the same time the | ue = n, upon a start trig buce selected by the INV es. The positive or neg om an inactive to an act dead time timer stops. | ger the timer starts /12 bit and stops ative phase ive level changes | 1 to 255 | wo |

NOTES:

1. Use MOV instruction to write to this register.

2. Effective when the INV15 bit is set to 0 (dead time timer enable). If the INV15 bit is set to 1, the dead time timer is disabled and has no effect.

Timer B2 Interrupt Occurrences Frequency Set Counter

| b7 b6 b5 b4 b3 b | 0 Symbol ICTB2 | Address 034D16 | After R Undefi | Reset ned | |
|------------------|---|--|---|--------------------|----|
| | | Function | | Setting Range | RW |
| | If the INV01 bit is time timer B2 und = n, a timer B2 int occurrence of a tin If the INV01 bit is selected by the IN = n, a timer B2 int occurrence of a tin condition selected | 0 (ICTB2 counter cc erflows), assuming t terrupt is generated a mer B2 underflow. 1 (ICTB2 counter cc IV00 bit), assuming t terrupt is generated a mer B2 underflow th d by the INV00 bit. | ounted every he set value at every <i>n</i> th ount timing the set value at every <i>n</i> th at meets the (1) | 1 to 15 | WO |
| | - Nothing is assigned undefined. | ed. When write, set t | to "0". When rea | ad, the content is | |
| NOTE | | | | | |

NOTE

1. Use MOV instruction to write to this register.

If the INV01 bit is set to 1, make sure the TB2S bit also is set to 0 (timer B2 count stopped) when writing to this register. If the INV01 bit is set to 0, although this register can be written even when the TB2S bit is set to 1 (timer B2 count start), do not write synchronously with a timer B2 underflow.



RENESAS

13.5.1 Single-Phase Waveform Output Mode

Output signal level of the OUTC1j pin becomes high ("H") when the INV bit in the G1POCRj (j=0 to 7) register is set to 0(output is not reversed) and the base timer value matches the G1POj (j=0 to 7) register value. The "H" signal switches to a low-level ("L") signal when the base timer reaches 000016. **Table 13.8** lists specifications of single-phase waveform mode. **Figure 13.22** lists an example of single-phase waveform mode operation.

| Item | Specification |
|---------------------------------|--|
| Output waveform | Free-running operation |
| | (bits RST1, RST2, and RST4 of registers G1BCR1 and G1BCR0 are set to 0 |
| | (no reset)) |
| | Cycle : <u>65536</u> fBT1 |
| | Default output level width : <u>fBT1</u> |
| | Inverse level width : 65536-m fBT1 |
| | • The base timer is cleared to 000016 by matching the base timer with either |
| | following register |
| | (a) G1PO0 register (enabled by setting RST1 bit to 1, and RST4 and RST2 bits to 0), or |
| | (b) G1BTRR register (enabled by setting RST4 bit to 1, and RST2 and RST1 bits to 0) |
| | Cycle : |
| | Default output level width: |
| | Inverse level width <u>n+2-m</u> fBT1 |
| | m : setting value of the G1POj register (j=0 to 7), 000116 to FFFD16 |
| | n : setting value of the G1PO0 register or the G1BTRR register, 000116 to FFFD16 |
| Waveform output start condition | The IFEj bit in the G1FE register is set to 1 (channel j function enabled) |
| Waveform output stop condition | The IFEj bit is set to 0 (channel j function disabled) |
| Interrupt request | The G1IRj bit in the G1IR register is set to 1 when the base timer value |
| | matches the G1POj register value (See Figure 13.22) |
| OUTC1j pin ⁽¹⁾ | Pulse signal output pin |
| Selectable function | Default value set function: Set starting waveform output level |
| | Inverse output function: Waveform output signal is inversed and provided |
| | from the OUTC1j pin |

NOTE:

1. Pins OUTC10 to OUTC17.





RENESAS

Table 14.3 lists pin functions for the case where the multiple transfer clock output pin select function is deselected. **Table 14.4** lists the P64 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

| | Table 14.3 Pin Functions | When <u>Not</u> Select Multiple | e Transfer Clock Out | put Pin Function) ⁽¹⁾ |
|--|--------------------------|---------------------------------|----------------------|----------------------------------|
|--|--------------------------|---------------------------------|----------------------|----------------------------------|

| Pin Name | Function | Method of Selection |
|--------------------------------------|-----------------------|--|
| TxDi (i = 0 to 2) (P63, P67, P70) | Serial data output | (Outputs dummy data when performing reception only) |
| RxDi (P62, P66, P71) | Serial data input | Set the PD6_2 bit and PD6_6 bit in the PD6 register, and PD7_1 bit in the PD7 register to 0 (Can be used as an input port when performing transmission only) |
| CLKi | Transfer clock output | Set the CKDIR bit in the UiMR register to 0 |
| (P01, P05, P72) | Transfer clock input | Set the CKDIR bit in the UiMR register to 1 Set the PD6_1 bit and PD6_5 bit in the PD6 register, and the PD7_2 bit in the PD7 register to 0 |
| CTSi/RTSi (P60, P64, P73) | CTS input | Set the CRD bit in the UiC0 register to 0 Set the CRS bit in the UiC0 register to 0 Set the PD6_0 bit and PD6_4 bit in the PD6 register is set to 0, the PD7_3 bit in the PD7 register to 0 |
| | RTS output | Set the CRD bit in the UiC0 register to 0 Set the CRS bit in the UiC0 register to 1 |
| | I/O port | Set the CRD bit in the UiC0 register to 1 |

NOTE:

1: When the U1MAP bit in PACR register is 1 (P73 to P70), UART1 pin is assgined to P73 to P70.

Table 14.4 P64 Pin Functions⁽¹⁾

| | Bit Set Value | | | | | | |
|---------------------------------|---------------|-----|---------------|------------------|--------|---------------------|--|
| Pin Function | U1C0 register | | UCON register | | | PD6 register | |
| | CRD | CRS | RCSP | CLKMD1 | CLKMD0 | PD6_4 | |
| P64 | 1 | — | 0 | 0 | — | Input: 0, Output: 1 | |
| CTS1 | 0 | 0 | 0 | 0 | | 0 | |
| RTS ₁ | 0 | 1 | 0 | 0 | | — | |
| CTS ₀ ⁽²⁾ | 0 | 0 | 1 | 0 | | 0 | |
| CLKS1 | | | | 1 ⁽³⁾ | 1 | — | |

NOTES:

1. When the U1MAP bit in PACR register is 1 (P73 to P70), this table lists the P70 functions.

2. In addition to this, set the CRD bit in the U0C0 register to 0 (CT00/RT00 enabled) and the CRS bit in the U0C0 register to 1 (RTS0 selected).

3. When the CLKMD1 bit is set to 1 and the CLKMD0 bit is set to 0, the following logic levels are output:
High if the CLKPOL bit in the U1C0 register is set to 0

. Low if the CLKPOL bit in the U1C0 register is set to 1

14.1.2.2 Counter Measure for Communication Error

If a communication error occurs while transmitting or receiving in UART mode, follow the procedure below.

- Resetting the UiRB register (i=0 to 2)
- (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
- (2) Set the RE bit in the UiC1 register to 1 (reception enabled)
- Resetting the UiTB register (i=0 to 2)
- (1) Set bits SMD2 to SMD0 in UiMR register 0002 (Serial I/O disabled)
- (2) Set bits SMD2 to SMD0 in UiMR register 0012, 1012, 1102
- (3) 1 is written to TE bit in the UiC1 register (reception enabled), regardless of the TE bit

14.1.2.3 LSB First/MSB First Select Function

As shown in **Figure 14.18**, use the UFORM bit in the UiC0 register to select the transfer format. This function is valid when transfer data is 8 bits long.

| (1) When the UFORM bit in the UiC0 register is set to 0 (LSB first) |
|---|
| |
| TXDi ST D0 D1 D2 D3 D4 D5 D6 D7 P SP |
| RXDi ST D0 D1 D2 D3 D4 D5 D6 D7 P SP |
| (2) When the UFORM bit in the UiC0 register is set to 1 (MSB first) |
| |
| TXDi ST D7 D6 D5 D4 D3 D2 D1 D0 P SP |
| ST D7 D6 D5 D4 D3 D2 D1 D0 P SP |
| ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2 |
| NOTE: 1. This applies to the case where the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the UiLCH bit in the UiC1 register is set to 0 (no reverse), the STPS bit in the UiMR register is set to 0 (1 stop bit) and the PRYE bit in the UiMR register is set to 1 (parity enabled). |
| |

Figure 14.18 Transfer Format



14.2 SI/O3 and SI/O4

Note

The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 14.35 shows the block diagram of SI/O3 and SI/O4, and **Figure 14.36** shows the SI/O3 and SI/O4-related registers.

Table 14.20 shows the specifications of SI/O3 and SI/O4.



Figure 14.35 SI/O3 and SI/O4 Block Diagram



17.1 CAN Module-Related Registers

The CAN0 module has the following registers.

(1) CAN Message Box

A CAN module is equipped with 16 slots (16 bytes or 8 words each). Slots 14 and 15 can be used as Basic CAN.

- Priority of the slots: The smaller the number of the slot, the higher the priority, in both transmission and reception.
- A program can define whether a slot is defined as transmitter or receiver.

(2) Acceptance Mask Registers

A CAN module is equipped with 3 masks for the acceptance filter.

- CAN0 global mask register (C0GMR register: 6 bytes)
 - Configuration of the masking condition for acceptance filtering processing to slots 0 to 13
- CAN0 local mask A register (C0LMAR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slot 14
- CAN0 local mask B register (C0LMBR register: 6 bytes) Configuration of the masking condition for acceptance filtering processing to slot 15

(3) CAN SFR Registers

- CAN0 message control register j (C0MCTLj register: 8 bits X 16) (j = 0 to 15) Control of transmission and reception of a corresponding slot
- CANi control register (CiCTLR register: 16 bits) (i = 0, 1) Control of the CAN protocol
- CAN0 status register (C0STR register: 16 bits)
 Indication of the protocol status
- CAN0 slot status register (C0SSTR register: 16 bits) Indication of the status of contents of each slot
- CAN0 interrupt control register (C0ICR register: 16 bits) Selection of "interrupt enabled or disabled" for each slot
- CAN0 extended ID register (C0IDR register: 16 bits) Selection of ID format (standard or extended) for each slot
- CAN0 configuration register (C0CONR register: 16 bits) Configuration of the bus timing
- CAN0 receive error count register (C0RECR register: 8 bits) Indication of the error status of the CAN module in reception: the counter value is incremented or decremented according to the error occurrence.
- CAN0 transmit error count register (C0TECR register: 8 bits) Indication of the error status of the CAN module in transmission: the counter value is incremented or decremented according to the error occurrence.
- CAN0 time stamp register (C0TSR register: 16 bits) Indication of the value of the time stamp counter
- CAN0 acceptance filter support register (C0AFS register: 16 bits) Decoding the received ID for use by the acceptance filter support unit

Explanation of each register is given as follows.



17.1.3.2 C0CTLR Register

Figure 17.7 shows the COCTLR register.



Figure 17.7 C0CTLR Register



17.2.2 CAN Operating Mode

The CAN operating mode is activated by setting the Reset bit in the COCTLR register to 0. If the Reset bit is set to 0, check that the State_Reset bit in the COSTR register is set to 0.

If 11 consecutive recessive bits are detected after entering the CAN operating mode, the module initiates the following functions:

- The module's communication functions are released and it becomes an active node on the network and may transmit and receive CAN messages.
- Release the internal fault confinement logic including receive and transmit error counters. The module may leave the CAN operating mode depending on the error counts.

Within the CAN operating mode, the module may be in three different sub modes, depending on which type of communication functions are performed:

• Module idle : The modules receive and transmit sections are inactive.

- Module receives : The module receives a CAN message sent by another node.
- Module transmits : The module transmits a CAN message. The module may receive its own message simultaneously when the LoopBack bit in the C0CTLR register = 1 (Loop back mode enabled).

Figure 17.18 shows sub modes of the CAN operating mode.



Figure 17.18 Sub Modes of CAN Operating Mode

17.2.3 CAN Sleep Mode

The CAN sleep mode is activated by setting the Sleep bit in the COCTLR register to 1. It should never be activated from the CAN operating mode but only via the CAN reset/initialization mode. Entering the CAN sleep mode instantly stops the clock supply to the module and thereby reduces power

dissipation.



Figure 19.8 PUR0 to PUR2 Registers

15

20

Unit cycles µs s s s s ms

μs

vears

Table 21.4 Flash Memory Version Electrical Characteristics ⁽¹⁾ for 100/1000 E/W cycle products

| [Program Space and Data Space in U3 and U5: Program Space in U7 and U9] | | | | | | | | |
|---|--|---------------------|------|-----|-----|--|--|--|
| Symbol | Barameter Standard | | | | | | | |
| Symbol | Min. | Typ. ⁽²⁾ | Max. | | | | | |
| - | Program and Erase Endurance ⁽³⁾ 100/1000 ^(4, 11) | | | | | | | |
| - | Word Program Time (Vcc=5.0V, Topr=25° C) | | | 75 | 600 | | | |
| - | Block Erase Time | 2-Kbyte Block | | 0.2 | 9 | | | |
| | (V∞=5.0V, Topr=25° C) | 8-Kbyte Block | | 0.4 | 9 | | | |
| | | 16-Kbyte Block | | 0.7 | 9 | | | |
| | | 32-Kbyte Block | | 1.2 | 9 | | | |
| td(SR-ES) | Duration between Suspend Request and Erase Suspend | | | | | | | |

[Program Space and Data Space in U3 and U5: Program Space in U7 and U9]

Wait Time to Stabilize Flash Memory Circuit

Data Hold Time (5)

 Table 21.5
 Flash Memory Version Electrical Characteristics ⁽⁶⁾
 10000 E/W cycle products (Option)

 [Data Space in U7 and U9⁽⁷⁾]

| Symbol | Parameter | | Standard | | | |
|-----------|---|--|---------------------|------|----|--|
| Symbol | | | Typ. ⁽²⁾ | Max. | | |
| - | Program and Erase Endurance ^(3, 8, 9) 10000 ^(4, 10) | | | | | |
| - | Word Program Time (V ∞ = 5.0 V, Topr = 25° C)100 | | | | | |
| - | Block Erase Time (Vcc = 5.0 V, Topr = 25° C) (2-Kbyte block) 0.3 | | | | | |
| td(SR-ES) | Duration between Suspend Request and Erase Suspend | | | 8 | ms | |
| tPS | Wait Time to Stabilize Flash Memory Circuit | | 15 | μs | | |
| - | Data Hold Time ⁽⁵⁾ 20 | | | | | |

NOTES:

t_{PS}

1. Referenced to V ∞ = 2.7 to 5.5 V at Topr = 0 to 60° C (program space), unless otherwise specified.

2. Vcc = 5.0 V; Topr = 25° C

3. Program and erase endurance is defined as number of program-erase cycles per block.

If program and erase endurance is n cycle (n = 100, 1000, 10000), each block can be erased and programmed n cycles.

For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).

4. Number of E/W cycles for which operation is guranteed (1 to minimum value are guaranteed).

5. Topr = 55° C

6. Referenced to Vcc= 2.7 to 5.5 V at Topr= -40 to 85° C(U7) / -20 to 85° C (U9) unless otherwise specifie.

7. **Table 21.5** applies for data space in U7 and U9 when program and erase endurance is more than 1,000 cycles. Otherwise, use **Table 21.4**.

8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.

9. If an erase error is generated during block erase, execute the clear status register command and block erase command at least 3 times until an erase error is not generated.

10. When executing more than 100 times rewrites, set one wait state per block access by setting the FMR17 bit in the FMR1 register 1 to 1 (wait state). When accessing to all other blocks and internal RAM, wait state can be set by the PM17 bit, regardless of the FMR17 bit setting value.

11. The program and erase endurance is 100 cycles for program space and data space in U3 and U5; 1,000 cycles for program space in U7 and U9.

12. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for further details on the E/W failure rate.





| | | | | | | Standard | | | |
|-------------|--|---|--------------------------------------|-----------------------------|----------------------|----------|------|------|------|
| Symbol | /mbol Parameter | | neter | | Condition | Min. | Typ. | Max. | Unit |
| Vон | Output High P0o to P07, P1o to P17, F | | P20 to P27, P30 to P37, P60 to P67, | | lo⊢=-5mA | Vcc-2.0 | | Vcc | V |
| | ("H") Voltage | P70 to P77, P80 to P87, F | P90 to P93 | a, P95 to P97, P10₀ to P107 | | | | | |
| Vol | Output High | P00 to P07, P10 to P17, F | P20 to P27 | r, P30 to P37, P60 to P67, | Ioн=-200μA | Vcc-0.3 | | Vcc | V |
| VOIT | ("H") Voltage | P70 to P77, P80 to P87, F | P90 to P93, P95 to P97, P100 to P107 | | | | | | |
| Output High | | "H") Voltage | Холт | High Power | lo⊣=-1mA | Vcc-2.0 | | Vcc | |
| ., | | | | Low Power | loн=-0.5mA | Vcc-2.0 | | Vcc | |
| VOH | • · · · · · · · · · · · · · · · · · · · | | ~ | High Power | No load applied | | 2.5 | | |
| | | (H) voltage | ACOUT | Low Power | No load applied | | 1.6 | | |
| Vol | Output Low | P00 to P07, P10 to P17, F | 20 to P27 | r, P30 to P37, P60 to P67, | la_=5mA | | | 2.0 | V |
| | ("L") Voltage | P70 to P77, P80 to P87, F | P90 to P93 | a, P95 to P97, P10₀ to P107 | | | | | |
| Va | Output Low | P00 to P07, P10 to P17, F | P20 to P27 | r, P30 to P37, P60 to P67, | Ιοι=200μΑ | | | 0.45 | V |
| VOL | ("L") Voltage | P70 to P77, P80 to P87, F | P90 to P93 | , P9₅ to P9⁊, P10₀ to P10ァ | | | | | |
| | Output Low ("L") Voltage | | Xour | High Power | lo _L =1mA | | | 2.0 | |
| | | | | Low Power | IoL=0.5mA | | | 2.0 | 1 |
| VOL | Output Low ("L") Voltage | | | High Power | No load applied | | 0 | | |
| | | | XCOUT | Low Power | No load applied | | 0 | | |
| Vt+-Vt- | -VT- Hysteresis TA0IN-TA4IN, TB0IN-TB2 | | n, INTo-IN | IT5, NMI, ADTRG, CTS0- | | 0.2 | | 1.0 | V |
| | | CTS2, SCL, SDA, CLK0- | -CLK2, TA2our-TA4our, KIO-KI3, Rxdo- | | | | | | |
| | | RXD2, SIN3, SIN4 | | | | | | | |
| Vt+-Vt- | Hysteresis | RESET | | | | 0.2 | | 2.5 | V |
| Vt+-Vt- | Hysteresis | XIN | | | | 0.2 | | 0.8 | V |
| Ін | Input High | P0º to P07, P1º to P17, P2º to P27, P3º to P37, P6º to P67, t P7º to P77, P8º to P87, P9º to P93, P95 to P97, P10º to P107 | | VI=5V | | | 5.0 | μA | |
| | ("H") Current | | | | | | | | |
| | | XIN, RESET, CNVss | | | | | | | |
| lı∟ | Input Low | P00 to P07, P10 to P17, F | P20 to P27 | r, P30 to P37, P60 to P67, | VI=0V | | | -5.0 | μA |
| | ("L") Current | P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 | | | | | | | |
| | | XIN, RESET, CNVss | | | | | | | |
| Rpullup | Pull-up P00 to P07, P10 to P17, P20 to P | | P20 to P27 | r, P3º to P37, P6º to P67, | VI=0V | 30 | 50 | 170 | kΩ |
| | Resistance | Resistance P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 | | | | | | | |
| Rfxin | Feedback Re | dback Resistance XIN | | | | | 1.5 | | MΩ |
| Rfxcin | Feedback Resistance Xan | | | | | 15 | | MΩ | |
| Vram | RAM Standby Voltage | | | In stop mode | 2.0 | | | V | |

Table 21.8 Electrical Characteristics (Note 1)

Vcc = 5V

NOTES:

1. Referenced to Vcc=4.2 to 5.5V, Vss=0V at Topr=-20 to 85 ° C / -40 to 85 ° C, f(BCLK)=20MHz unless otherwise specified.

21.3 V Version

| Symbol | Parameter | | | Condition | Value | Unit |
|--------|----------------------|---|---------------------------------------|--|-----------------|------|
| Vcc | Supply Voltage | | | Vcc=AVcc | -0.3 to 6.5 | V |
| AVcc | Analog Supply | /oltage | | Vcc=AVcc | -0.3 to 6.5 | V |
| Vı | Input Voltage | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107, XIN, VREF, RESET, CNVSS | | | -0.3 to Vcc+0.3 | v |
| Vo | Output Voltage | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107, Xour | | | -0.3 to Vcc+0.3 | v |
| Dd | Rower Dissipati | ower Dissination | | | 300 | mW |
| Fu | | | | 85 <u><</u> Topr <u><</u> 125° C 200 | | mW |
| | | during CPU operation | | | -40 to 125 | °C |
| Topr | Operating Ambient | during flash memory | Program Space (Block 0 to Block 5) | | 0 to 60 | °C |
| | Temperature | operation | Data Space (Block A, Block B) | | -40 to 125 | °C |
| Tstg | Storage Temperature | | | | -65 to 150 | °C |

Table 21.78 Absolute Maximum Ratings



Timing Requirements

Vcc = 5V

(Vcc=5V, Vss=0V, at Topr=-40 to 125°C unless otherwise specified)

| Cumbal | Deremeter | | Standard | | Linit |
|--------|---------------------------------------|-----------------------|----------|------|-------|
| Symbol | Parameter | | Min. | Max. | Unit |
| tc | External Clock Input Cycle Time | Topr=-40° C to 105° C | 50 | | ns |
| | | Topr=-40° C to 125° C | 62.5 | | ns |
| tw(н) | External Clock Input High ("H") Width | Topr=-40° C to 105° C | 20 | | ns |
| | | Topr=-40° C to 125° C | 25 | | ns |
| tw(L) | External Clock Input Low ("L") Width | Topr=-40° C to 105° C | 20 | | ns |
| | | Topr=-40° C to 125° C | 25 | | ns |
| tr | External Clock Rise Time | Topr=-40° C to 105° C | | 9 | ns |
| | | Topr=-40° C to 125° C | | 15 | ns |
| tf | External Clock Fall Time | Topr=-40° C to 105° C | | 9 | ns |
| | | Topr=-40° C to 125° C | | 15 | ns |

Table 21.86 External Clock Input (XIN input)



- 6. When a count is started and the first effective edge is input, an undefined value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 7. A value of the counter is undefined at the beginning of a count. MR3 may be set to 1 and timer Bi interrupt request may be generated between a count start and an effective edge input.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.

22.6.3 Three-phase Motor Control Timer Function

When the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forced cutoff by SD pin input (high-impedance) enabled), the INV03 bit in the INVC0 register is set to 1 (three-phase motor control timer output enabled), and a low-level ("L") signal is applied to the \overline{SD} pin while a three-phase PWM signal is output, the MCU is forced to cutoff and pins U, \overline{U} , V, \overline{V} , W, and \overline{W} are placed in a high-impedance state and the INV03 bit is set to 0 (three-phase motor control timer output disabled).

To resume the three-phase PWM signal output from pins U, \overline{U} , V, \overline{V} , W, and \overline{W} , set the INV03 bit to 1 and the IVPCR1 bit to 0 (three-phase output forced cutoff disabled) after the \overline{SD} pin level becomes "H". Then set the IVPCR1 bit to 1 (three-phase output forced cutoff enabled) in order to enable the three-phase output forced cutoff function by input to the SD pin again.

The INV03 bit cannot be set to 1 while an "L" signal is input to the \overline{SD} pin. To set the INV03 bit to 1 after forcible cutoff, write 1 to the INV03 bit and read the bit to ensure that it is set to 1 by program. Then set the IVPCR1 bit to 1 after setting it to 0.



22.15 Flash Memory Version

22.15.1 Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of MCU, these addresses are allocated to the vector addresses ("H") of fixed vectors. The b3 to b0 in address 0FFFF16 are reserved bits. Set these bits to 11112.

22.15.2 Stop Mode

When the MCU enters stop mode, execute the instruction which sets the CM10 bit to 1 (stop mode) after setting the FMR01 bit to 0 (CPU rewrite mode disabled) and disabling the DMA transfer.

22.15.3 Wait Mode

When the MCU enters wait mode, excute the WAIT instruction after setting the FMR01 bit to 0 (CPU rewrite mode disabled).

22.15.4 Low PowerDissipation Mode, On-Chip Oscillator Low Power Dissipation Mode

If the CM05 bit is set to 1 (main clock stop), the following commands must not be executed.

- Program
- Block erase

22.15.5 Writing Command and Data

Write the command code and data at even addresses.

22.15.6 Program Command

Write xx4016 in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

22.15.7 Operation Speed

When CPU clock source is main clock, before entering CPU rewrite mode (EW mode 0 or 1), select 10 MHz or less for BCLK using the CM06 bit in the CM0 register and bits CM17 to CM16 in the CM1 register. Also, when CPU clock is f3(ROC) on-chip oscillator clock, before entering CPU rewrite mode (EW mode 0 or 1), set the ROCR3 to ROCR2 bits in the ROCR register to "divide by 4" or "divide by 8". On both cases, set the PM17 bit in the PM1 register to 1 (with wait state).

22.15.8 Instructions Inhibited Against Use

The following instructions cannot be used in EW mode 0 because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

REVISION HISTORY

M16C/29 Hardware Manual

| Rev. | Date | | Description | | |
|------|------|---------|--|--|--|
| | | Page | Summary | | |
| | | 258 | Figure 16.3 S00 Register Note is modified | | |
| | | 259 | Figure 16.4 S1D0 Register Reserved bit map modified | | |
| | | 260 | Figure 16.5 S10 Register b7-b6 modified | | |
| | | 262 | Figure 16.7 S4D0 Register Bit reserved map is modified | | |
| | | 269 | • 16.5.1 Bit 0: Last Receive Bit (LRB) modified | | |
| | | | • 16.5.2 Bit 1: General call detection flag (ADR0) modified, note 1 modified | | |
| | | | • 16.5.3 Bit 2: Slave address comparison flag (AAS) modified | | |
| | | 270 | • 16.5.5 Bit 4: I ² C Bus Interface Interrupt Request Bit (PIN) modified | | |
| | | | • 16.5.6 Bit 5: Bus Busy Flag (BB) Bit names are modified | | |
| | | 271 | • 16.5.8 Bit 7: Communication Mode Select bit (MST) modified | | |
| | | 276 | • 16.7.1 Bit0: Time-Out Detection Function Enable Bit (TOE) is modified | | |
| | | | • 16.7.5 Bit7: STOP Condition Detection Interrupt Request Bit (SCPIN) is | | |
| | | | modified | | |
| | | 279 | • 16.11 Stop Condition Generation Method Description added | | |
| | | 282 | 16.13 Address Data Communication modified | | |
| | | | CAN Module | | |
| | | 292 | • Figure 17.6 C0MCTLj Register RspLock bit's name changed, note 2 revised | | |
| | | 293 | • Figure 17.7 C0CTLR Register Note 4 added, functions partially modified | | |
| | | 294 | • Figure 17.8 COSTR Register Note 1 deleted, functions partially modified | | |
| | | 298 | • Figure 17.13 CORECR Register Note 2 deleted, note 1 partially modified | | |
| | | | • Figure 17.14 C0TECR Register Note 1 modified, note is relocated | | |
| | | 299 | Figure 17.15 C0TSR Register Note 1 modified | | |
| | | 300 | • Figure 17.17 Transition Between Operational Modes Partially modified | | |
| | | 301 | • 17.2.3 CAN Sleep Mode Partially deleted | | |
| | | 304 | Table 17.2 Example of Bit-Rate 24-MHz is deleted | | |
| | | 308 | • 17.8 Time Stamp Counter and Time Stamp Function Partially deleted | | |
| | | 310 | • Figure 17.25 Timing of Receive Data Frame Sequence IF to IFS | | |
| | | 311 | • Figure 17.26 Timing of Transmit Sequence IF to IFS | | |
| | | | CRC Calculation Circuit | | |
| | | 313 | •18.1 CRC Snoop Description partially added | | |
| | | | Programmable I/O Ports | | |
| | | 316 | Note added | | |
| | | | 19.3 Pull-up Control Register 0 to 2 Description partially added | | |
| | | 317 | • 19.6 Digital Debounce Function Filter width formula modified | | |
| | | 318-321 | • Figure 19.1 I/O Ports (1) to Figure 19.4 I/O Ports (4) are modified | | |
| | | 326 | • Figure 19.10 PACR Register Note 1 is modified | | |
| | | 327 | • Figure 19.11 NDDR and P17DDR Register Functions modified, notes are added | | |
| | | 328 | • Figure 19.12 Functioning of Digital Debounce Filter modified, procedure note | | |
| | | | modified | | |