E. Renesas Electronics America Inc - M30291FATHP#U3AAK5 Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30291fathp-u3aak5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

20.4 CPU Rewrite Mode	. 337
20.4.1 EW Mode 0	. 338
20.4.2 EW Mode 1	. 338
20.5 Register Description	. 339
20.5.1 Flash Memory Control Register 0 (FMR0)	. 339
20.5.2 Flash Memory Control Register 1 (FMR1)	. 340
20.5.3 Flash Memory Control Register 4 (FMR4)	. 340
20.6 Precautions in CPU Rewrite Mode	. 345
20.6.1 Operation Speed	. 345
20.6.2 Prohibited Instructions	. 345
20.6.3 Interrupts	. 345
20.6.4 How to Access	. 345
20.6.5 Writing in the User ROM Area	. 345
20.6.6 DMA Transfer	. 346
20.6.7 Writing Command and Data	. 346
20.6.8 Wait Mode	. 346
20.6.9 Stop Mode	. 346
20.6.10 Low Power Consumption Mode and On-Chip Oscillator-Low Power Consumption Mode	. 346
20.7 Software Commands	. 347
20.7.1 Read Array Command (FF16)	. 347
20.7.2 Read Status Register Command (7016)	. 347
20.7.3 Clear Status Register Command (5016)	. 347
20.7.4 Program Command (4016)	. 348
20.7.5 Block Erase	. 349
20.8 Status Register	. 351
20.8.1 Sequence Status (SR7 and FMR00 Bits)	. 351
20.8.2 Erase Status (SR5 and FMR07 Bits)	. 351
20.8.3 Program Status (SR4 and FMR06 Bits)	. 351
20.8.4 Full Status Check	. 352
20.9 Standard Serial I/O Mode	. 354
20.9.1 ID Code Check Function	. 354
20.9.2 Example of Circuit Application in Standard Serial I/O Mode	. 358
20.10 Parallel I/O Mode	. 360
20.10.1 ROM Code Protect Function	. 360
20.11 CAN I/O Mode	. 361
20.11.1 ID code check function	. 361
20.11.2 Example of Circuit Application in CAN I/O Mode	. 365



Figure 1.9 Pin Assignment (Top View) of 64-Pin Package

9.3.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to 1 (= enabled) enables the maskable interrupt. Setting the I flag to 0 (= disabled) disables all maskable interrupts.

9.3.2 IR Bit

The IR bit is set to 1 (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to 0 (= interrupt not requested).

The IR bit can be cleared to 0 in a program. Note that do not write 1 to this bit.

9.3.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 9.3 shows the settings of interrupt priority levels and **Table 9.4** shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- · I flag = 1
- · IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	↓
1112	Level 7	High

Table 9.3 Settings of Interrupt Priority Levels

Table 9.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled



The operation of saving registers carried out in the interrupt sequence is dependent on whether the $SP^{(1)}$, at the time of acceptance of an interrupt request, is even or odd. If the stack pointer ⁽¹⁾ is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. **Figure 9.8** shows the operation of the saving registers.

NOTE:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.



Figure 9.8 Operation of Saving Register



Figure 12.21 Operation timing when measuring a pulse period

Count source	
Measurement pulse	"L" Transfer Transfer Transfer
Reload register ← count transfer timing	er (integrited value) (integrited value)
Timing at which counter reaches 000016	
TBiS bit	1
TBilC register's IR bit	
The MR3 bit in the	Set to 0 upon accepting an interrupt request or by program
I BIMR register	30S to TR2S are assigned to the hit 5 to hit 7 in the TARSR register
i = 0 to 2	
NOTES: 1. Counter is initialize 2. Timer has overflow 3. This timing diagrar from a falling edge measurement puls	d at completion of measurement. <i>r</i> ed. n is for the case where bits MR1 to MR0 in the TBiMR register are 102 (measure the interval to the next rising edge and the interval from a rising edge to the next falling edge of the e).

Figure 12.22 Operation timing when measuring a pulse width

RENESAS

Three-phase PWM	1 Control Reg	ister 1 ⁽¹⁾		
b7 b6 b5 b4 b3 b2 b1	Symbol	Address 0349 ₁₆	After Reset 0016	
	Bit Symbol	Bit Name	Function	RW
	INV10	Timer A1, A2, A4 start trigger signal select bit	0: Timer B2 underflow 1: Timer B2 underflow and write to the TB2 register ⁽²⁾	RW
	INV11	Timer A1-1, A2-1, A4-1 control bit (3)	0: Three-phase mode 0 (4) 1: Three-phase mode 1	RW
	INV12	Dead time timer count source select bit	0: f1 or f2 1: f1 divided by 2 or f2 divided by 2	RW
	INV13	Carrier wave detect flag (5)	0: Timer Reload control signal is set to 0 1: Timer Reload control signal is set to 1	RO
	INV14	Output polarity control bit	0 : Output waveform "L" active 1 : Output waveform "H" active	RW
	INV15	Dead time invalid bit	0: Dead time timer enabled 1: Dead time timer disabled	RW
	INV16	Dead time timer trigger select bit	 0: Falling edge of timer A4, A1 or A2 one-shot pulse 1: Rising edge of three-phase output shift register (U, V or W phase) output⁽⁶⁾ 	RW
	(b7)	Reserved bit	Set to 0	RW

NOTES:

- 1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enable). Note also that this register can only be rewritten when timers A1, A2, A4 and B2 are idle.
- 2. A start trigger is generated by writing to the TB2 register only while timer B2 stops.
- 3. The effects of the INV11 bit are described in the table below.

Item	INV11=0	INV11=1
Mode	Three-phase mode 0	Three-phase mode 1
TA11, TA21, TA41 registers	Not Used	Used
INV00 bit, INV01 bit	Has no effect. ICTB2 counted every time timer B2 underflows regardless of whether bits INV00 and INV01 are set	Effect
INV13 bit	Has no effect	Effective when INV11 bit is 1 and INV06 bit is 0

4. If the INV06 bit is 1 (sawtooth wave modulation mode), set this bit to 0 (three-phase mode 0). Also, if the INV11 bit is 0, set the PWCON bit to 0 (timer B2 reloaded by a timer B2 underflow).

5. The INV13 bit is effective only when the INV06 bit is set to 0 (triangular wave modulation mode) and the INV11 bit is set to 1 (three-phase mode 1).

6. If all of the following conditions hold true, set the INV16 bit to 1 (dead time timer triggered by the rising edge of threephase output shift register output)

• The INV15 bit is 0 (dead time timer enabled)

• When the INV03 bit is set to 1 (three-phase motor control timer output enabled), the Dij bit and DiBj bit (i:U, V, or W, j: 0 to 1) have always different values (the positive-phase and negative-phase always output different levels during the period other than dead time).

Conversely, if either one of the above conditions holds false, set the INV16 bit to 0 (dead time timer triggered by the falling edge of one-shot pulse).

Figure 12.27 INVC1 Register

(b15) b7	(b8) b0 b7	b0	Symbol TA1 TA2 TA4 TA11 ^(6,7) TA21 ^(6,7) TA41 ^(6,7)	Address 038916-038816 038B16-038A16 038F16-038E16 034316-034216 034516-034416 034716-034616	After reset Undefined Undefined Undefined Undefined Undefined Undefined	
			Function		Setting Range	RW
	۱ <u></u>	- Assuming the set v starts counting the it n times. The pos the same time time	value = n, upon a s count source and itive and negative er A, A2 or A4 stop	start trigger the timer stops after counting phases change at os.	000016 to FFFF16	wo
 When Use M If the I to an a If the I If the I a time If the I start tr Therea Do no 	the timer Ai reg OV instruction NV15 bit is 0 (d active level chan NV11 bit is 0 (f r Ai (i = 1, 2 or 4 NV11 bit is 1 (f igger first and t after, the TAi1 r : write to TAi1 r	pister is set to 000016, to write to these regist lead time timer enable nges at the same time three-phase mode 0), 4) start trigger. three-phase mode 1), hen the TAi register va egister and TAi register egisters synchronously ster as follows:	the counter does ers.), the positive or r the dead time tim the TAi register va- the TAi1 register va- the TAi1 register va- alue is transferred er values are trans y with a timer B2 u	not operate and a tim legative phase whiche er stops. alue is transferred to the value is transferred to to to the reload register offerred to the reload re- inderflow In three-pha	er Ai interrupt does ever is going from an he reload register by the reload register b by the next timer Ai egister alternately. ase mode 1.	not oo inact y a tii start t

Figure 12.29 TA1, TA2, TA4, TA11, TA21, and TA41 Registers



Transfer clock	<u>ית היה היה היה היה היה היה היה היה היה ה</u>	
TxD2		
RxD2	Input to TA0ıм	
Timer A0	If ABSCS is set	to 1, bus collision is determined when timer
(2) The ACSE bit	A0 (one-shot tim	er mode) underflows
Transfer clock		
TxD2		
RxD2		
BCNIC register IR bit (Note)		If ACSE bit is set to 1 automatically clear when bus collisio occurs), the TE bit is cleared to 0
U2C1 register TE bit		(transmission disabled) when the IR bit in the BCNIC register is set to 1 (unmatching detected).
(3) The SSS bit in	the U2SMR register (Transmit start condition) the serial I/O starts sending data one transfer clock cycle after	on select)
Transfer clock	ST D0 D1 D2 D3	D4 D5 D6 D7 D8 SP
TxD2		
Trans	mission enable condition is met	
If SSS bit = 1, the	e serial I/O starts sending data at the rising edge (Note 1)) of RxD2
CLK2	ST D0 D1 D2 D3	D4 D5 D6 D7 D8 SP
TxD2	(Note 2)	
RxD2		

Figure 14.30 Bus Collision Detect Function-Related Bits

16. Multi-master I²C bus Interface

The multi-master I²C bus interface is a serial communication circuit based on Philips I²C bus data transfer format, equipped with arbitration lost detection and synchronous functions. **Figure 16.1** shows a block diagram of the multi-master I²C bus interface and **Table 16.1** lists the multi-master I²C bus interface functions.

The multi-master I²C bus interface consists of the S0D0 register, the S00 register, the S20 register, the S3D0 register, the S4D0 register, the S10 register, the S2D0 register and other control circuits.

Figures 16.2 to 16.8 show the registers associated with the multi-master $\mathsf{I}^2\mathsf{C}$ bus.

Item	Function				
Format	Based on Philips I ² C bus standard:				
	7-bit addressing format				
	High-speed clock mode				
	Standard clock mode				
Communication mode	Based on Philips I ² C bus standard:				
	Master transmit				
	Master receive				
	Slave transmit				
	Slave receive				
SCL clock frequency	16.1kHz to 400kHz (at VIIC ⁽¹⁾ = 4MHz)				
I/O pin	Serial data line SDAмм(SDA)				
	Serial clock line SDLMM(SCL)				

Table 16.1 Multi-master I²C bus interface functions

NOTE:

1. VIIC=I²C system clock



16.5 I²C0 Status Register (S10 register)

The S10 register monitors the l^2C bus interface status. When using the S10 register to check the status, use the 6 low-order bits for read only.

16.5.1 Bit 0: Last Receive Bit (LRB)

The LRB bit stores the last bit value of received data. It can also be used to confirm whether ACK is received. If the ACK-CLK bit in the S20 register is set to 1 (with ACK clock) and ACK is returned when the ACK clock is generated, the LRB bit is set to 0. If ACK is not returned, the LRB bit is set to 1. When the ACK-CLK bit is set to 0 (no ACK clock), the last bit value of received data is input. When writing data to the S00 register, the LRB bit is set to 0.

16.5.2 Bit 1: General Call Detection Flag (ADR0)

When the ALS bit in the S1D0 register is set to 0 (addressing format), this ADR0 flag is set to 1 by receiving the general calls⁽¹⁾, whose address data are all 0, in slave mode.

The ADR0 flag is set to 0 when STOP or START conditions is detected or when the IHR bit in the S1D0 register is set to 1 (reset).

NOTE:

1. General call: A master device transmits the general call address 0016 to all slaves. When the master device transmits the general call, all slave devices receive the controlled data after general call.

16.5.3 Bit 2: Slave Address Comparison Flag (AAS)

The AAS flag indicates a comparison result of the slave address data after enabled by setting the ALS bit in the S1D0 register to 0 (addressing format).

The AAS flag is set to 1 when the 7 bits of the address data are matched with the slave address stored into the S0D0 register, or when a general call is received, in slave receive mode. The AAS flag is set to 0 by writing data to the S00 register. When the ES0 bit in the S1D0 register is set to 0 (I^2C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the AAS flag is also set to 0.

16.5.4 Bit 3: Arbitration Lost Detection Flag (AL)⁽¹⁾

In master transmit mode, if an "L" signal is applied to the SDA pin by other than the MCU, the AL flag is set to 1 by determining that the arbitration is los and the TRX bit in the S10 register is set to 0 (receive mode) at the same time. The MST bit in the S10 register is set to 0 (slave mode) after transferring the bytes which lost the arbitration.

The arbitration lost can be detected only in master transmit mode. When writing data to the S00 register, the AL flag is set to 0. When the ES0 bit in the S1D0 register is set to 0 (I^2C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the AL flag is set to 0.

NOTE:

1. Arbitration lost: communication disabled as a master



16.13 Address Data Communication

This section describes data transmit control when a master transferes data or a slave receives data in 7-bit address format. **Figure 16.20 (1)** shows a master transmit format.



Figure 16.20 Address data communication format

16.13.1 Example of Master Transmit

For example, a master transmits data as shown below when following conditions are met: standard clock mode, SCL clock frequency of 100kHz and ACK clock added.

- 1) Set s slave address to the 7 high-order bits in the S0D0 register
- 2) Set 8516 to the S20 register, 0002 to bits ICK4 to ICK2 in the S4D0 register and 0016 to the S3D0 registe to generate an ACK clock and set SCL clock frequency t 100 kHz (f1=8MHz, fIIC=f1)
- 3) Set 0016 to the S10 register to reset transmit/receive
- 4) Set 0816 to the S1D0 register to enable data communication
- 5) Confirm whether the bus is free by BB flag setting in the S10 register
- 6) Set E016 to the S10 register to enter START condition standby mode
- 7) Set the destination address in 7 high-order bits and 0 to a least significant bit in the S00 register to generate START condition. At this time, the first byte consisting of SCL and ACK clock are automatically generated
- 8) Set a transmit data to the S00 register. At this time, SCL and an ACK clock are automatically generated
- 9) When transmitting more than 1-byte control data, repeat the above step 8).
- 10) Set C016 in the S10 register to enter STOP condition standby mode if ACK is not returned from the slave receiver or if the transmit is completed
- 11) Write dummy data to the S00 regiser to generate STOP condition



20.6 Precautions in CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

20.6.1 Operation Speed

When the CPU clock source is the main clock, set the CPU clock frequency at 10 MHz or less with the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register, before entering CPU rewrite mode (EW mode 0 or EW mode 1). Also, when selecting f3(ROC) of a on-chip oscillator as a CPU clock source, set bits ROCR3 and ROCR2 in the ROCR register to the CPU clock division rate at "divide-by-4" or "divide-by-8", before entering CPU rewrite mode (EW mode 0 or EW mode 1). In both cases, set the PM17 bit in the PM1 register to 1 (with wait state).

20.6.2 Prohibited Instructions

The following instructions cannot be used in EW mode 0 because the CPU tries to read data in the flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

20.6.3 Interrupts

EW Mode 0

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.
- The NMI and watchdog timer interrupts are available since registers FMR0 and FMR1 are forcibly reset when either interrupt occurs. However, the interrupt program, which allocates the jump addresses for each interrupt routine to the fixed vector table, is needed. Flash memory rewrite operation is aborted when the NMI or watchdog timer interrupt occurs. Set the FMR01 bit to 1 and execute the rewrite and erase program again after exiting the interrupt routine.

• The address match interrupt can not be used since the CPU tries to read data in the flash memory. EW Mode 1

• Do not acknowledge any interrupts with vectors in the relocatable vector table or the address match interrupt during the auto program period or auto erase period with erase-suspend function disabled.

20.6.4 How to Access

To set bit FMR01, FMR02, FMR11 or FMR16 to 1, write 1 immediately after setting to 0. Do not generate an interrupt or a DMA transfer between the instruction to set the bit to 0 and the instruction to set it to 1. When the $\overline{\text{NMI}}$ function is selected, set the bit while an "H" signal is applied to the P85/ $\overline{\text{NMI}}$ /SD pin.

20.6.5 Writing in the User ROM Area

20.6.5.1 EW Mode 0

 If the supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory can not be rewritten, because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area in standard serial I/O mode or parallel I/O mode.

20.6.5.2 EW Mode 1

• Do not rewrite the block where the rewrite control program is stored.

Timing Requirements

Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 21.10 External Clock Input (XIN input)

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	0,111	
tc	External Clock Input Cycle Time	50		ns	
tw(H)	External Clock Input High ("H") Width	20		ns	
tw(L)	External Clock Input Low ("L") Width	20		ns	
tr	External Clock Rise Time		9	ns	
tf	External Clock Fall Time		9	ns	



Timing Requirements

Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Cumhal	Parameter	Standard clock mode		High-speed clock mode		Linit
Symbol		Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock 0 status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock 1 status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs

Table 21.23 Multi-master I²C bus Line







22.7.2 Rewrite the ICOCiIC Register

When the interrupt request to the ICOCiIC register is generated during the instruction process, the IR bit may not be set to 1 (interrupt requested) and the interrupt request may not be acknowledged. At that time, when the bit in the G1IR register is held to 1 (interrupt requested), the following IC/OC interrupt request will not be generated. When changing the ICOCiIC register settiing, use the following instruction.

Subject instructions: AND, OR, BCLR, BSET

When initializing Timer S, change the ICOCiIC register setting with the request again after setting registers IOCiIC and G1IR to 0016.

22.7.3 Waveform Generating Function

1. If the BTS bit in the G1BCR1 register is set to 0 (base timer is reset) when the waveform is generating and the base timer is stopped counting, the waveform output pin keeps the same output level. The output level will be changed when the base timer and the G1POj register match the setting value next time after the base timer starts counting again.

2. If the G1POCRj register is set when the waveform is generated, the same setting value of the IVL bit is applied to the waveform generating pin. Do not set the G1POCRj register when the waveform is generating.

3. When the RST1 bit in the G1BCR1 register is set to 1 (the base timer is reset by matching the G1PO0 register), the base timer is reset after two clock cycles of fBT1 when the base timer value matches the G1PO0 register value. A high-level ("H") signal is applied to the OUTC10 pin between the base timer value match to the base timer reset.

22.7.4 IC/OC Base Timer Interrupt

If the MCU is operated in the combination selected from **Table 22.1** for use when the RST4 bit in the G1BCR0 register is set to 1 (reset the base timer that matches the G1BTRR register) to reset the base timer, an IC/OC base timer interrupt request is generated twice.

able 22.1 Uses of IT Bit in the	e G1BCR0 Register and	G1BTRR Register
---------------------------------	-----------------------	------------------------

IT Bit in the G1BCR0 Register	G1BTRR Register
0 (bit 15 in the base timer overflows)	07FFF16 to 0FFFE16
1 (bit 14 in the base timer overflows)	03FFF16 to 0FFFE16 or 0BFFF16 to 0FFFE16

The second IC/OC base timer interrupt request is generated because the base timer overflow request is generated after one fBT1 clock cycle as soon as the base timer is reset.

One of the following conditions must be met in order not to generate the IC/OC base timer interrupt request twice:

- 1) When the RST4 bit is set to 1, set the G1BTRR register with a combination other than what is listed in **Table 22.1**.
- 2) Do not reset the base timer by matching the G1BTRR register. Reset the base timer by matching the G1P00 register. In other words, do not set the RST4 bit to 1 to reset the base timer. Set the RST1 bit in the G1BCR1 register to 1 (reset the base timer that matches the G1P00 register).

22.11.2 CAN Transceiver in Boot Mode

When programming the flash memory in boot mode via CAN bus, the operation mode of CAN transceiver should be set to "high-speed mode" or "normal operation mode". If the operation mode is controlled by the MCU, CAN transceiver must be set the operation mode to "high-speed mode" or "normal operation mode" before programming the flash memory by changing the switch etc. **Tables 22.3 and 22.4** show pin connections of CAN transceiver.

Table 22.3 Pin Connections of CAN Transceiver (In case of PCA82C250: Philips product)



Note 1: The pin which controls the operation mode of CAN transceiver. Note 2: Connect to enabled port to control CAN transceiver.

	Sleep mode	Normal operation mode
STB pin (Note 1)	"L"	"H"
EN pin (Note 1)	"L"	"H"
CAN communication	impossible	possible
Connection	M16C/29 CTx0 CRx0 Port ⁽²⁾ Port ⁽²⁾ Switch OFF	M16C/29 CTx0 CRx0 Port ⁽²⁾ Switch ON PCA82C252 TxD CANH RxD CANL STB EN

Table 22.4 Pin Connections of CAN Transceiver (In case of PCA82C252: Philips product)

Note 1: The pin which controls the operation mode of CAN transceiver. Note 2: Connect to enabled port to control CAN transceiver.

22.12 Programmable I/O Ports

- 1. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the P72 to P75, P80 and P81 pins go to a high-impedance state.
- 2. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.

Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.

- 3.When the SM32 bit in the S3C register is set to 1, the P32 pin goes to high-impedance state. When the SM42 bit in the S4C register is set to 1, the P96 pin goes to high-impedance state.
- 4. When the INV03 bit in the INVC0 register is 1(three-phase motor control timer output enabled), an "L" input on the P85 /NMI/SD pin, has the following effect.
 - •When the TB2SC register IVPCR1 bit is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the U/ \overline{U} / V/ \overline{V} / W/ \overline{W} pins go to a high-impedance state.
 - •When the TB2SC register IVPCR1 bit is set to 0 (three-phase output forcible cutoff by input on \overline{SD} pin disabled), the U/ \overline{U} / V/ \overline{V} / W/ \overline{W} pins go to a normal port.

Therefore, the P85 pin can not be used as programmable I/O port when the INV03 bit is set to 1. When the \overline{SD} function isn't used, set to 0 (Input) in PD85 and pullup to H in the P85 $\overline{\text{/NMI/SD}}$ pin from outside.



22.13 Electric Characteristic Differences Between Mask ROM and Flash Memory Version

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flash memory version.



REVISION HISTORY

M16C/29 Hardware Manual

Rev.	Date	Description		
		Page	Page Summary	
			Overview	
		2	• Table 1.1 and 1.2 Performance Outline Voltage detection circuit are modified,	
			note 3 is modified	
		4 - 5	Figure 1.1 and 1.2 Block Diagrams are updated	
		6 - 7	Table 1.3 to 1.5 Product Lists are updated	
		8	Figure 1.3 Produt Numbering System is modified	
		9	• Tables 1.6 to 1.8 Product Code B3, B7, D3, D5, D7, D9 are deleted	
			Tables 1.9 to 1.11 Product Code Mask ROM versions are newly added	
		13 - 17	• Table 1.9 and 1.10 Pin Characteristics for 80-, and 64-pin Packages are added	
		18	• Table 1.11 Pin Description Tables are modified	
			Memory	
		23	Figure 3.1 Memory Map 48Kbyte memory size is deleted	
			Special Function Register	
		24 - 34 • Table 4.1 to 4.11 SFR Information values after reset		
		• Table 4.1 SFR Information(1) Note 3 is deleted		
			Reset	
		35	• 5.1.2 Hardware Reset 2 Note is modified, description is modified	
		38	• 5.5 Voltage Dection Circuit modified	
			• Figure 5.4 Voltage Detection Circuit Block modified, WDC5 bit circuit deleted	
			Processor Mode	
		44	Figure 6.1 PM1 Register Note 2 information partially added	
		45	• Figure 6.2 PM2 Register added	
		46	 Figure 6.3 Bus Block Diagram and Table 6.1 Accessible Area and Bus 	
			Cycle added	
			Clock Generation Circuit	
		47	• Table 7.1 Clock Generation Circuit Specifications Oscillation stop, restart	
			function modified	
		48	• Figure 7.1 Clock Generation Circuit Upper portion of figure is modified	
		50	Figure 7.4 ROCR Register Bit conents are modified	
		52	• Figure 7.6 PCLKR Register and PM2 Register Note 2 is modified	
		54	Figure 7.8 Examples of Main Clock Connection Circuit is modified	
		55	Figure 7.9 Examples of Sub Clock Connection Circuit is modified	
			• 7.5.2 Peripheral Function Clock (f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO,	
			fAD, fC32, fCAN0) revised	
		59	• 7.6.1 Normal Operation Mode Information is modified	
		60	• Table 7.4 Setting Clock Related Bit and Modes Multi-master I2C bus interrupt	
			and Timer S interrupt added	
		61	Table 7.5 Pin Status in Wait Mode newly added	
			Table 7.6 Interrupts to Exit Wait Mode modified	