



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2 0 0 0 0 0	
Product Status	Active
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30291fchp-u9a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page	Address	Register	Symbol	Page
008016 008116 008216 008316 008416 008516	CAN0 message box 2: Identifier/DLC		289	00C016 00C116 00C216 00C316 00C416 00C516	CAN0 message box 6: Identifier/DLC		289
008616 008716 008816 008916 008A16 008B16 008C16 008D16	CAN0 message box 2: Data field		289	00C616 00C716 00C816 00C916 00CA16 00CB16 00CC16 00CC16	CAN0 message box 6: Data field		289
008E16 008F16	CAN0 message box 2: time stamp		289	00CE16 00CF16	CAN0 message box 6: time stamp		289
009016 009116 009216 009316 009416 009516	CAN0 message box 3: Identifier/DLC		289	00D016 00D116 00D216 00D316 00D416 00D516	CAN0 message box 7: Identifier/DLC		289
009616 009716 009816 009916 009A16 009B16 009C16 009D16	CAN0 message box 3: Data field		289	00D616 00D716 00D816 00D916 00DA16 00DB16 00DC16 00DD16	CAN0 message box 7: Data field		289
009E16 009F16 00A016 00A116 00A216 00A316 00A416	CAN0 message box 3: time stamp CAN0 message box 4: Identifier/DLC		289 289	00DE16 00DF16 00E016 00E116 00E216 00E316 00E416	CAN0 message box 7: time stamp CAN0 message box 8: Identifier/DLC		289 289
00A516 00A616 00A716 00A816 00A916 00AA16 00AB16 00AC16 00AD16	CAN0 message box 4: Data field		289	00E516 00E616 00E716 00E816 00E916 00EA16 00EB16 00EC16	CAN0 message box 8: Data field		289
00AE16 00AF16	CAN0 message box 4: time stamp		289	00EE16 00EF16	CAN0 message box 8: time stamp		289
00B016 00B116 00B216 00B316 00B416 00B516	CAN0 message box 5: Identifier/DLC		289	00F016 00F116 00F216 00F316 00F416 00F516	CAN0 message box 9: Identifier/DLC		289
008616 008716 008816 008916 008A16 008A16 008B16 008C16	CAN0 message box 5: Data field		289	00F616 00F716 00F816 00F916 00FA16 00FB16 00FC16 00FC16	CAN0 message box 9: Data field		289
00BE16 00BF16	CAN0 message box 5: time stamp		289	00FE16 00FF16	CAN0 message box 9: time stamp		289

Note: The blank areas are reserved and cannot be accessed by users.




Figure 1.9 Pin Assignment (Top View) of 64-Pin Package

Table 4.9 SFR Information (9)

	4.9 SFR Information (9)	Current el	After reach
Address 0340 ₁₆	Register	Symbol	After reset
034016			
034216	Timer A1-1 register	TA11	XX16
034316			XX16
034416	Timer A2-1 register	TA21	XX16
034516			XX16
034616	Timer A4-1 register	TA41	XX16
034716			XX16
034816	Three phase PWM control register 0	INVC0	0016
034916	Three phase PWM control register 1	INVC1	0016
034A ₁₆	Three phase output buffer register 0	IDB0	0016
034B16	Three phase output buffer register 1	IDB1	0016
034C16	Dead time timer	DTT	XX16
034D16	Timer B2 Interrupt occurrence frequency set counter	ICTB2	XX16
034E16	Position - data - retain function control register	PDRF	XXXX00002
034F16 035016			
035016			
035216			
035316			
035416			
035516			
035616			
035716			
035816	Port function control register	PFCR	001111112
035916			
035A16			
035B16			
035C16			
035D16	Interrupt cause select register 2 ⁽²⁾		00////000-
035E16 035F16	Interrupt cause select register 2(*)	IFSR2A IFSR	00XXX0002 0016
036016	SI/O3 transmit/receive register	S3TRR	XX16
036116		001111	70(10
036216	SI/O3 control register	S3C	01000002
036316	SI/O3 bit rate register	S3BRG	XX16
036416	SI/O4 transmit/receive register	S4TRR	XX16
036516			
036616	SI/O4 control register	S4C	01000002
036716	SI/O4 bit rate register	S4BRG	XX16
036816			
036916			
036A16			
036B16			
036C16 036D16			
036D16			
036F16			
037016			
037116			
037216			
037316			
037416	UART2 special mode register 4	U2SMR4	0016
037516	UART2 special mode register 3	U2SMR3	000X0X0X2
037616	UART2 special mode register 2	U2SMR2	X0000002
037716	UART2 special mode register	U2SMR	X0000002
037816	UART2 transmit/receive mode register	U2MR	0016
037916	UART2 bit rate register	U2BRG U2TB	XX16 XX16
037A16	UART2 transmit buffer register	UZIB	XX16 XX16
037B ₁₆ 037C ₁₆	UART2 transmit/receive control register 0	U2C0	000010002
037C16	UART2 transmit/receive control register 0	U2C1	000010002
037D16	UART2 receive buffer register	U2RB	XX16
037F16			XX16

Note 1: The blank areas are reserved and cannot be used by users. Note 2: Write 0 to the bit 0 after reset.

X : Undefined

The operation of saving registers carried out in the interrupt sequence is dependent on whether the $SP^{(1)}$, at the time of acceptance of an interrupt request, is even or odd. If the stack pointer ⁽¹⁾ is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. **Figure 9.8** shows the operation of the saving registers.

NOTE:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.





Figure 9.8 Operation of Saving Register



3. When the two-phase pulse signal processing function is not used, set the corresponding bit to 0.

Figure 12.5 TA0 to TA4 Registers, TABSR Register, and UDF Register

RENESAS

12.2.2 Event Counter Mode


In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 12.7). Figure 12.19 shows the TBiMR register in event counter mode.

Item	Specification
	•
Count source	• External signals input to TBiIN pin (i=0 to 2) (effective edge can be selected
	in program)
	 Timer Bj overflow or underflow (j=i-1, except j=2 if i=0)
Count operation	Decrement
	When the timer underflows, it reloads the reload register contents and
	continues counting
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16
Count start condition	Set TBiS bit ⁽¹⁾ to 1 (start counting)
Count stop condition	Set TBiS bit to 0 (stop counting)
Interrupt request generation timing	Timer underflow
TBilN pin function	Count source input
Read from timer	Count value can be read by reading TBi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TBi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TBi register is written to only reload register
	(Transferred to counter when reloaded next)

Table 12.7 Specifications in Event Counter Mode

NOTE:

1. Bits TB2S to TB0S are assigned to the bit 7 to bit 5 in the TABSR register.



underflow), these bits can be set to 0 or 1

2. The port direction bit for the TBilN pin must be set to 0 (= input mode).

Figure 12.19 TBiMR Register in Event Counter Mode

12.3.1 Position-Data-Retain Function

This function is used to retain the position data synchronously with the three-phase waveform output. There are three position-data input pins for U, V, and W phases.

A trigger to retain the position data (hereafter, this trigger is referred to as "retain trigger") can be selected by the PDRT bit in the PDRF register. This bit selects the retain trigger to be the falling edge of each positive phase, or the rising edge of each positive phase.

12.3.1.1 Operation of the Position-data-retain Function

Figure 12.35 shows a usage example of the position-data-retain function (U phase) when the retain trigger is selected as the falling edge of the positive signal.

- (1) At the falling edge of the U-phase waveform ouput, the state at pin IDU is transferred to the PDRU bit in the PDRF register.
- (2) Until the next falling edge of the Uphase waveform output, the above value is retained.




Figure 12.35 Usage Example of Position-data-retain Function (U phase)






Figure 13.21 Prescaler Function and Gate Function

13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode

Output signal level of the OUTC1j pin becomes high ("H") when the INV bit in the G1POCRi (i=0 to 7) is set to 0 (output is not reversed) and the base timer value matches the G1POj register value (j=0, 2, 4, 6). The "H" signal switches to a low-level ("L") signal when the base timer value matches the G1POk (k=j+1) register value. **Table 13.10** lists specifications of SR waveform mode. **Figure 13.24** shows an example of the SR waveform mode operation.

Item	Specification
Output waveform	Free-running operation
	(the RST1, RTS2, and RST4 bits of the G1BCR1 and G1BCR0 registers are set
	to 0 (no reset))
	Cycle <u>: 65536</u> fBT1
	Inverse level width ⁽¹⁾ :
	• The base timer is cleared to 000016 by matching the base timer with either
	following register
	(a) G1PO0 register (enabled by setting RST1 bit to 1, and bits RST4 and RST2 to 0) ⁽²⁾ , or
	(b) G1BTRR register (enabled by setting RST4 bit to 1, and bits RST2 and RST1 to 0)
	Cycle :
	Inverse level width ⁽¹⁾ :fBT1
	m : setting value of the G1POj register(j=0, 2, 4, 6)
	n : setting value of the G1POk register (k=j+1)
	p : setting value of the G1PO0 register or G1BTRR register
	value range of m, n, p: 000116 to FFFD16
Waveform output start condition	Bits IFEj and IFEk in the G1FE register is set to 1 (channel j function enabled)
Waveform output stop condition	Bits IFEj and IFEk are set to 0 (channel j function disabled)
Interrupt request	The G1IRj bit in the G1IR register is set to 1 when the base timer value
	matches the G1POj register value.
	The G1IRk bit in the interrupt request register is set to 1 when the base timer
	value matches the G1POk register value (See Figure 13.24)
OUTC1j pin ⁽³⁾	Pulse signal output pin
Selectable function	Default value set function : Set starting waveform output level
	Inverse output function: Waveform output signal is inversed and provided
	from the OUTC1j pin

NOTES:

- 1. The odd channel's waveform generating register must have greater value than the even channel's.
- 2. When the G1PO0 register resets the base timer, the channel 0 and channel 1 SR waveform generating functions are not available.
- 3. Pins OUTC10, OUTC12, OUTC14, OUTC16.

b7 b6 b5 b4 b 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3 b2 b1 b0		Symbol Addres U0MR, U1MR 03A016	s After Reset 6, 03A816 0016	
		Bit Symbol	Bit Name	Function	RV
		SMD0	Serial I/O mode select bit	b2 b1 b0 0 0 0 : Serial I/O disabled	RV
		SMD1		0 0 1 : Clock synchronous serial I/O mode 1 0 0 : UART mode transfer data 7 bit long 1 0 1 : UART mode transfer data 8 bit long	RV
		SMD2		1 1 0 : UART mode transfer data 9 bit long Do not set the value other than the above	RV
		CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock ⁽¹⁾	RV
		STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RV
		PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RV
L		PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RV
2. To receiv IART2 Tran	e data, set ti	he corresp	Reserve bit ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address	Set to 0 o 0 (input mode). each RxDi pin to 0.	RV
1. Set the co 2. To receiv	e data, set ti smit/rece	g port dire he corresp	ction bit for each CLKi pin to bonding port direction bit for de Register	Set to 0 o 0 (input mode). each RxDi pin to 0.	
1. Set the co 2. To receiv	e data, set ti smit/rece	g port dire he corresp eive Mo Bit	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816	Set to 0 D (input mode). each RxDi pin to 0. After Reset 0016 Function b2 b1 b0 0 0 0 : Serial I/O disabled	R
1. Set the co 2. To receiv	e data, set ti smit/rece	g port dire he corresp tive Mo Bit Symbol	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit	Set to 0 Set to 0 O (input mode). each RxDi pin to 0. After Reset 0016 Function	R\
1. Set the co 2. To receiv	e data, set ti smit/rece	port dire he corresp tive Mo Bit Symbol SMD0	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit	Set to 0 D (input mode). each RxDi pin to 0. After Reset 0016 Function ^{b2b1b0} 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I ² C bus mode(3)	RV RV R\ R\ R\
1. Set the co 2. To receiv	e data, set ti smit/rece	port dire he corresp ive Mo Bit Symbol SMD0 SMD1	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit	Set to 0 Set to 0 O (input mode). each RxDi pin to 0. After Reset 0016 Function b2b1b0 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I/2C bus mode(3) 1 0 0 : UART mode transfer data 7 bit long 1 0 1 : UART mode transfer data 8 bit long 1 1 0 : UART mode transfer data 9 bits long 1 0 : UART mode transfer data 9 bits long	R\ R\ R\ R\
1. Set the co 2. To receiv	re data, set ti	g port dire he corresp sive Mo Bit Symbol SMD0 SMD1 SMD2	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit (2) Internal/external clock	Set to 0 Set to 0 O (input mode). each RxDi pin to 0. After Reset 0016 Function b2b1b0 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I ² C bus mode(3) 1 0 0 : UART mode transfer data 7 bit long 1 0 1 : UART mode transfer data 8 bit long 1 1 0 : UART mode transfer data 9 bits long Do not set the value other than the above 0 : Internal clock	R\ R\ R\ R\ R\
1. Set the co 2. To receiv	re data, set ti	port dire he corresp eive Mo Bit Symbol SMD0 SMD1 SMD2 CKDIR	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit (2) Internal/external clock select bit	Set to 0 Set to 0 O (input mode). each RxDi pin to 0. After Reset 0016 Function b2b1b0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I/2C bus mode(3) 1 0 0 : UART mode transfer data 7 bit long 1 0 1 : UART mode transfer data 8 bit long 1 1 0 : UART mode transfer data 8 bit long 1 1 0 : UART mode transfer data 8 bit long Do not set the value other than the above 0 : Internal clock 1 : External clock (1) 0 : One stop bit	R) R) R)
1. Set the co 2. To receiv	re data, set ti	sive Mo Bit Symbol SMD1 SMD2 CKDIR STPS	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit (2) Internal/external clock select bit Stop bit length select bit	Set to 0 Set	

Figure 14.5 U0MR to U2MR Registers






Figure 14.16 Typical transmit timing in UART mode (UART0, UART1)

RENESAS

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol ADTRG	Address CON 03D216	After Reset 0016	
	Bit Symbol	Bit Name	Function	RW
	SSE	A/D operation mode select bit 2	Simultaneous sample sweep mode or delayed trigger mode 0, 1	RW
· · · · ·	DTE	A/D operation mode select bit 3	Delayed trigger mode 0, 1	RW
	HPTRG0	AN0 trigger select bit	See Table 15.13	RW
	HPTRG1	AN1 trigger select bit	See Table 15.13	RW
	(b7-b4)	Nothing is assigned. If nec When read, the content is 0		-

Figure 15.28 ADTRGCON Register in Delayed Trigger Mode 1

Table 15.13 Trigger Select Bit Setting in Delayed Trigger Mode 1

TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	1	0	0	ADTRG






Figure 19.8 PUR0 to PUR2 Registers




Figure 19.12 Functioning of Digital Debounce Filter






Figure 20.2 Flash Memory Block Diagram (ROM capacity 96 Kbytes)






Figure 20.15 Pin Connections for Serial I/O Mode (1)



Timing Requirements

Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 21.11	Timer A Input (Counter Input in Event Counter Mode)
-------------	---

Cumbol	Derewster	Standard		Unit
Symbol	Parameter		Max.	
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAin input HIGH pulse width	40		ns
tw(TAL)	TAin input LOW pulse width	40		ns

Table 21.12 Timer A Input (Gating Input in Timer Mode)

Ormahad	Parameter		Standard	
Symbol			Max.	Unit
tc(TA)	TAilN input cycle time			ns
tw(TAH)	TAilN input HIGH pulse width			ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 21.13 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falameter	Min.	Max.	Unit
tc(TA)	200		ns	
tw(TAH)	TAil input HIGH pulse width	100		ns
tw(TAL)	(TAL) TAin input LOW pulse width			ns

Table 21.14 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Cumhal	Parameter	Standard		Linit
Symbol	Parameter	Min.	Max.	Unit ns
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 21.15 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

C: make al	Deverator	Star	11-14	
Symbol	Parameter	Min.	Max.	Unit
tc(UP)				ns
tw(UPH)				ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Table 21.16 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Ci mala al	Decomptor	Standard		l lucit
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns
tsu(TAOUT-TAIN)	su(TAOUT-TAIN) TAIIN input setup time			ns



Symbol	Darameter		Standard			Unit		
Symbol	Parameter			Min.	Тур.	Max.		
Vcc	Supply Voltage	pply Voltage					5.5	V
AVcc	Analog Supply Voltage					Vcc		V
Vss	Supply Voltage					0		V
AVss	Analog Supply Vo	ltage				0		V
Vн	Input High ("H")	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,		0.7 Vcc		Vcc	V	
	Voltage	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107						
		XIN, RESET, CNVSS			0.8 Vcc		Vcc	V
			When I ² C bus input	level is selected	0.7 Vcc		Vcc	V
		SDAMM, SCLMM	When SMBUS inpu	t level is selected	1.4		Vcc	V
Vil	Input Low ("L")	P00 to P07, P10 t	o P17, P20 to P27, P3	Bo to P37, P60 to P67,	0		0.3Vcc	V
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, P9	95 to P97, P100 to P107				
		XIN, RESET, CN	IVSS		0		0.2Vcc	V
		SDAMM, SCLMM	When I ² C bus input	level is selected	0		0.3Vcc	V
			When SMBUS inpu	t level is selected	0		0.6	V
OH(peak)	Peak Output High ("H") Current	P00 to P07, P10 t	o P17, P20 to P27, P3	Bo to P37, P60 to P67,			-10.0	mA
		P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107						
OH(avg)	Average Output High ("H") Current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,				-5.0	mA	
		P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107						
OL(peak)	Peak Output Low ("L") Current	,		Bo to P37, P60 to P67,			10.0	mA
				95 to P97, P100 to P107				
OL(avg)	Average Output Low ("L") Current					5.0	mA	
				05 to P97, P100 to P107				
f(Xıℕ)	Main Clock Input	Oscillation Freque	ency ⁽⁴⁾	Topr = -40 to 105 ° C	0		20	MHz
	Topr = -40 to 125 ° C				0		16	MHz
f(Xan)	Sub Clock Oscilla					32.768	50	kHz
f1(ROC)	On-chip Oscillator	Frequency 1			0.5	1	2	MHz
f2(ROC)	On-chip Oscillator	Frequency 2			1	2	4	MHz
f3(ROC)	On-chip Oscillator Frequency 3				8	16	26	MHz
f(PLL)	PLL Clock Oscillation Frequency ⁽⁴⁾ Topr = -40 to 105 ° C Topr = -40 to 125 ° C			10		20	MHz	
				10		16	MHz	
f(BCLK)	CPU Operation Clock Frequency Topr = -40 to 105 ° C Topr = -40 to 125 ° C			0		20	MHz	
				Topr = -40 to 125 ° C	0		16	MHz
tsu(PLL)	Wait Time to Stabilize PLL Frequency Synthesizer			Vcc = 5.0 V			20	MHz

Table 21.79 Recommended Operating Conditions (1)


NOTES:

1. Referenced to V ∞ = 4.2 to 5.5 V at Topr = -40 to 125 ° C unless otherwise specified.


2. The mean output current is the mean value within 100ms.

3. The total IOL(peak) for all ports must be 80 mA or less. The total IOL(peak) for all ports must be -80 mA or less.

4. Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.









22.15.14 Definition of Programming/Erasure Times

"Number of programs and erasure" refers to the number of erasure per block.

If the number of program and erasure is n (n=100 1,000 10,000) each block can be erased n times. For example, if a 2K byte block A is erased after writing 1 word data 1024 times, each to a different address, this is counted as one program and erasure. However, data cannot be written to the same adrress more than once without erasing the block. (Rewrite prohibited)

22.15.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle products (Normal: U7, U9; T-ver./V-ver.: U7)

When Block A or B E/W cycles exceed 100, set the FMR17 bit in the FMR1 register to 1 (1 wait) to select one wait state per block access for products U7 and U9. When the FMR17 bit is set to 1, one wait state is inserted per access to Block A or B - regardless of the value of the PM17 bit. Wait state insertion during access to all other blocks, as well as to internal RAM, is controlled by the PM17 bit - regardless of the setting of the FMR17 bit.

To use the limited number of erasure efficiently, write to unused address within the block instead of rewite. Erase block only after all possible address are used. For example, an 8-word program can be written 128 times before erase becomes necessary.

Maintaining an equal number of erasure between Block A and B will also improve efficiency.

We recommend keeping track of the number of times erasure is used.

22.15.16 Boot Mode


An undefined value is sometimes output in the I/O port until the internal power supply becomes stable when "H" is applied to the CNVss pin and "L" is applied to the RESET pin. When setting the CNVss pin to "H", the following procedure is required:

(1) Apply an "L" signal to the RESET pin and the CNVss pin.


- (2) Bring Vcc to more than 2.7V, and wait at least 2 msec. (Internal power supply stable waiting time)
- (3) Apply an "H" signal to the CNVss pin.
- (4) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

When the CNVss pin is "H" and RESET pin is "L", P67 pin is connected to the pull-up resister.





Appendix 1. Package Dimensions



Rev. 1.12 Mar.30, 2007 page 453 of 458 REJ09B0101-0112

RENESAS