



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30291fcthp-u7a

12. Timers	101
12.1 Timer A	103
12.1.1 Timer Mode	106
12.1.2 Event Counter Mode	107
12.1.3 One-shot Timer Mode	112
12.1.4 Pulse Width Modulation (PWM) Mode	114
12.2 Timer B	117
12.2.1 Timer Mode	119
12.2.2 Event Counter Mode	120
12.2.3 Pulse Period and Pulse Width Measurement Mode	121
12.2.4 A/D Trigger Mode	123
12.3 Three-phase Motor Control Timer Function	125
12.3.1 Position-Data-Retain Function	136
12.3.2 Three-phase/Port Output Switch Function	138
13. Timer S	140
13.1 Base Timer	151
13.1.1 Base Timer Reset Register(G1BTRR)	155
13.2 Interrupt Operation	156
13.3 DMA Support	156
13.4 Time Measurement Function	157
13.5 Waveform Generating Function	161
13.5.1 Single-Phase Waveform Output Mode	162
13.5.2 Phase-Delayed Waveform Output Mode	164
13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode	166
13.6 I/O Port Function Select	168
13.6.1 INPC17 Alternate Input Pin Selection	169
13.6.2 Digital Debounce Function for Pin P17/INT5/INPC17	169
14. Serial I/O	170
14.1 UARTi (i=0 to 2)	170
14.1.1 Clock Synchronous serial I/O Mode	180
14.1.2 Clock Asynchronous Serial I/O (UART) Mode	188
14.1.3 Special Mode 1 (I ² C bus mode)(UART2)	196
14.1.4 Special Mode 2 (UART2)	206
14.1.5 Special Mode 3 (IEBus mode)(UART2)	210
14.1.6 Special Mode 4 (SIM Mode) (UART2)	212

Table 4.8 SFR Information (8)

Address	Register	Symbol	After reset
0300 ₁₆ 0301 ₁₆	Time measurement, Pulse generation register 0	G1TM0,G1PO0	XX ₁₆ XX ₁₆
0302 ₁₆ 0303 ₁₆	Time measurement, Pulse generation register 1	G1TM1,G1PO1	XX ₁₆ XX ₁₆
0304 ₁₆ 0305 ₁₆	Time measurement, Pulse generation register 2	G1TM2,G1PO2	XX ₁₆ XX ₁₆
0306 ₁₆ 0307 ₁₆	Time measurement, Pulse generation register 3	G1TM3,G1PO3	XX ₁₆ XX ₁₆
0308 ₁₆ 0309 ₁₆	Time measurement, Pulse generation register 4	G1TM4,G1PO4	XX ₁₆ XX ₁₆
030A ₁₆ 030B ₁₆	Time measurement, Pulse generation register 5	G1TM5,G1PO5	XX ₁₆ XX ₁₆
030C ₁₆ 030D ₁₆	Time measurement, Pulse generation register 6	G1TM6,G1PO6	XX ₁₆ XX ₁₆
030E ₁₆ 030F ₁₆	Time measurement, Pulse generation register 7	G1TM7,G1PO7	XX ₁₆ XX ₁₆
0310 ₁₆	Pulse generation control register 0	G1POCR0	0X00XX00 ₂
0311 ₁₆	Pulse generation control register 1	G1POCR1	0X00XX00 ₂
0312 ₁₆	Pulse generation control register 2	G1POCR2	0X00XX00 ₂
0313 ₁₆	Pulse generation control register 3	G1POCR3	0X00XX00 ₂
0314 ₁₆	Pulse generation control register 4	G1POCR4	0X00XX00 ₂
0315 ₁₆	Pulse generation control register 5	G1POCR5	0X00XX00 ₂
0316 ₁₆	Pulse generation control register 6	G1POCR6	0X00XX00 ₂
0317 ₁₆	Pulse generation control register 7	G1POCR7	0X00XX00 ₂
0318 ₁₆	Time measurement control register 0	G1TMCR0	00 ₁₆
0319 ₁₆	Time measurement control register 1	G1TMCR1	00 ₁₆
031A ₁₆	Time measurement control register 2	G1TMCR2	00 ₁₆
031B ₁₆	Time measurement control register 3	G1TMCR3	00 ₁₆
031C ₁₆	Time measurement control register 4	G1TMCR4	00 ₁₆
031D ₁₆	Time measurement control register 5	G1TMCR5	00 ₁₆
031E ₁₆	Time measurement control register 6	G1TMCR6	00 ₁₆
031F ₁₆	Time measurement control register 7	G1TMCR7	00 ₁₆
0320 ₁₆ 0321 ₁₆	Base timer register	G1BT	XX ₁₆ XX ₁₆
0322 ₁₆	Base timer control register 0	G1BCR0	00 ₁₆
0323 ₁₆	Base timer control register 1	G1BCR1	00 ₁₆
0324 ₁₆	Time measurement prescale register 6	G1TPR6	00 ₁₆
0325 ₁₆	Time measurement prescale register 7	G1TPR7	00 ₁₆
0326 ₁₆	Function enable register	G1FE	00 ₁₆
0327 ₁₆	Function select register	G1FS	00 ₁₆
0328 ₁₆ 0329 ₁₆	Base timer reset register	G1BTRR	XX ₁₆ XX ₁₆
032A ₁₆ 032B ₁₆ 032C ₁₆ 032D ₁₆ 032E ₁₆ 032F ₁₆	Count source division register	G1DV	00 ₁₆
0330 ₁₆	Interrupt request register	G1IR	XX ₁₆
0331 ₁₆	Interrupt enable register 0	G1IE0	00 ₁₆
0332 ₁₆	Interrupt enable register 1	G1IE1	00 ₁₆
0333 ₁₆ 0334 ₁₆ 0335 ₁₆ 0336 ₁₆ 0337 ₁₆ 0338 ₁₆ 0339 ₁₆ 033A ₁₆ 033B ₁₆ 033C ₁₆ 033D ₁₆			
033E ₁₆	NMI digital debounce register	NDDR	FF ₁₆
033F ₁₆	Port P17 digital debounce register	P17DDR	FF ₁₆

Note 1: The blank areas are reserved and cannot be used by users.

X : Undefined

9.3 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use I flag in the the FLG register, IPL, and bits ILVL2 to ILVL0 in the each interrupt control register to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 9.3 shows the interrupt control registers.

Also, the following interrupts share a vector and an interrupt control register.

- $\overline{\text{INT4}}$ and SIO3
- $\overline{\text{INT5}}$ and SIO4
- A/D converter and key input interrupt
- IC/OC base timer and SCL/SDA
- IC/OC interrupt 1 and I²C bus interface

An interrupt request is set by bits IFSR6 and IFSR7 in the IFSR register and bits IFSR27, IFSR26, and IFSR21 in the IFSR2A register. **Figure 9.4** shows registers IFSR register and IFSR2A.




Figure 12.32 TA1MR, TA2MR, TA4MR, and TB2MR Registers

Figure 13.1 shows the block diagram of the IC/OC.





Figure 13.1 IC/OC Block Diagram

Interrupt Request Register (1)



NOTE:

- When writing 0 to each bit in the G1IR register, use the following instruction:
AND, BCLR

Figure 13.9 G1IR Register

14. Serial I/O

Note

The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

14.1 UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 14.1 shows the block diagram of UARTi. **Figures 14.2** and **14.3** shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C bus mode): UART2
- Special mode 2: UART2
- Special mode 3 (Bus collision detection function, IEBus mode): UART2
- Special mode 4 (SIM mode): UART2


Figures 14.4 to **14.9** show the UARTi-related registers.

Refer to tables listing each mode for register setting.


14.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register ($i=0$ to 2) to select the transfer clock polarity. **Figure 14.11** shows the polarity of the transfer clock.

(1) When the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)



(2) When the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)



$i = 0$ to 2

NOTES:


1. This applies to the case where the UFORM bit in the UiC0 register is set to 0 (LSB first) and the UiLCH bit in the UiC1 register is set to 0 (no reverse).
2. When not transferring, the CLKi pin outputs a high signal.

Figure 14.11 Polarity of transfer clock


14.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register ($i=0$ to 2) to select the transfer format. **Figure 14.12** shows the transfer format.

(1) When the UFORM bit in the UiC0 register is set to 0 (LSB first)



(2) When the UFORM bit in the UiC0 register is set to 1 (MSB first)



$i = 0$ to 2

NOTE:

1. This applies to the case where the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UiLCH bit in the UiC1 register is set to 0 (no reverse).

Figure 14.12 Transfer format




Figure 14.22 I²C bus mode Block Diagram

14.1.6.2 Format

- Direct Format

Set the PRY bit in the U2MR register to 1, the UFORM bit in U2C0 register to 0 and the U2LCH bit in U2C1 register to 0.

- Inverse Format

Set the PRY bit to 0, UFORM bit to 1 and U2LCH bit to 1.

Figure 14.34 shows the SIM interface format.




Figure 14.34 SIM Interface Format




Figure 16.3 S00 and S20 Registers

16.4 I²C0 Control Register 0 (S1D0)

The S1D0 register controls data communication format.

16.4.1 Bits 0 to 2: Bit Counter (BC0–BC2)

Bits BC2 to BC0 decide how many bits are in one byte data transferred next. After the selected numbers of bits are transferred successfully, I²C bus interface interrupt request is generated and bits BC2 to BC0 are reset to 0002. At this time, if the ACK-CLK bit in the S20 register is set to 1 (with ACK clock), one bit for ACK clock is added to the numbers of bits selected by the BC2 to BC0 bits.

In addition, bits BC2 to BC0 become 0002 even though the START condition is detected and the address data is transferred in 8 bits.

16.4.2 Bit 3: I²C Interface Enable Bit (ES0)

The ES0 bit enables to use the multi-master I²C bus interface. When the ES0 bit is set to 0, I²C bus interface is disabled and the SDA and SCL pins are placed in a high-impedance state. When the ES0 bit is set to 1, the interface is enabled.

When the ES0 bit is set to 0, the process is followed.

- 1) The bits in the S10 register are set as MST = 0, TRX = 0, PIN = 1, BB = 0, AL = 0, AAS = 0, ADR0 = 0
- 2) The S00 register cannot be written.
- 3) The TOF bit in the S4D0 register is set to 0 (time-out detection flag is not detected)
- 4) The I²C system clock (V_{IIC}) stops counting while the internal counter and flags are reset.

16.4.3 Bit 4: Data Format Select Bit (ALS)

The ALS bit determines whether the slave address is recognized. When the ALS bit is set to 0, an addressing format is selected and an address data is recognized. Only if the comparison is matched between the slave address stored into the S0D0 register and the received address data or if the general call is received, the data is transferred. When the ALS bit is set to 1, the free data format is selected and the slave address is not recognized.

16.4.4 Bit 6: I²C bus Interface Reset Bit (IHR)

The IHR bit is used to reset the I²C bus interface circuit when the error communication occurs.

When the ES0 bit in the S1D0 register is set to 1 (I²C bus interface is enabled), the hardware is reset by writing 1 to the IHR bit. Flags are processed as follows:

- 1) The bits in the S10 register are set as MST = 0, TRX = 0, PIN to 1, BB = 0, AL = 0, AAS = 0, and ADR0 = 0
- 2) The TOF bit in the S4D0 register is set to 0 (time-out detection flag is not detected)
- 3) The internal counter and flags are reset.

The I²C bus interface circuit is reset after 2.5 V_{IIC} cycles or less, and the IHR bit becomes 0 automatically by writing 1 to the IHR bit. **Figure 16.10** shows the reset timing.

16.5.7 Bit 6: Communication Mode Select Bit (Transfer Direction Select Bit: TRX)

This TRX bit decides a transfer direction for data communication. When the TRX bit is set to 0, receive mode is entered and data is received from a transmit device. When the TRX bit is set to 1, transmit mode is entered, and address data and control data are output to the SDAMM, synchronized with a clock generated in the SCLMM.

The TRX bit is set to 1 automatically in the following condition:

- In slave mode, when the ALS in the S1D0 register to 0 (addressing format), the AAS flag is set to 1 (address match) after the address data is received, and the received R/W bit is set to 1

The TRX bit is set to 0 in one of the following conditions:

- When an arbitration lost is detected
- When a STOP condition is detected
- When a START condition is detected
- When a START condition is disabled by the START condition duplicate protect function ⁽¹⁾
- When the MST bit in the S10 register is set to 0 (slave mode) and a start condition is detected
- When the MST bit is set to 0 and the ACK non-return is detected
- When the ES0 bit is set to 0 (I²C bus interface disabled)
- When the IHR bit in the S1D0 register is set to 1 (reset)

16.5.8 Bit 7: Communication mode select bit (master/slave select bit: MST)

The MST bit selects either master mode or slave mode for data communication. When the MST bit is set to 0, slave mode is entered and the START/STOP condition generated by a master device are received. The data communication is synchronized with the clock generated by the master. When the MST bit is set to 1, master mode is entered and the START/STOP condition is generated.

Additionally, clocks required for the data communication are generated on the SCLMM.

The MST bit is set to 0 in one of the following conditions.

- After 1-byte data of a master whose arbitration is lost if arbitration lost is detected
- When a STOP condition is detected
- When a START condition is detected
- When a start condition is disabled by the START condition duplicate protect function ⁽¹⁾
- When the IHR bit in the S1D0 register is set to 1 (reset)
- When the ES0 bit is set to 0 (I²C bus interface disabled)

NOTE:

1. START condition duplicate protect function:

When the START condition is generated, after confirming that the BB flag in the S1D0 register is set to 0 (bus free), all the MST, TRX and BB flags are set to 1 at the same time. However, if the BB flag is set to 1 immediately after the BB flag setting is confirmed because a START condition is generated by other master device, bits MST and TRX cannot be written. The duplicate protect function is valid from the rising edge of the BB flag until slave address is received. Refer to **16.9 START Condition Generation Method** for details.




Figure 16.12 The timing of the interrupt generation at the completion of the data receive

16.6.3 Bits 2,3 : Port Function Select Bits PED, PEC

If the ES0 bit in the S1D0 register is set to 1 (I²C bus interface enabled), the SDAMM functions as an output port. When the PED bit is set to 1 and the SCLMM functions as an output port when the PEC bit is set to 1. Then the setting values of bits P2_0 and P2_1 in the port P2 register are output to the I²C bus, regardless of the internal SCL/SDA output signals. (SCL/SDA pins are connected to I²C bus interface circuit)

The bus data can be read by reading the port pi direction register in input mode, regardless of the setting values of the PED and PEC bits. **Table 16.5** shows the port specification.

Table 16.5 Port specifications

Pin Name	ES9 Bit	PED Bit	P20 Port Direction Register	Function
P20	0	-	0/1	Port I/O function
	1	0	-	SDA I/O function
	1	1	-	SDA input function, port output function
Pin Name	ES0 Bit	PEC Bit	P21 Port Direction Register	Function
P21	0	-	0/1	Port I/O function
	1	0	-	SCL I/O function
	1	1	-	SCL input function, port output function




Figure 20.14 Full Status Check and Handling Procedure for Each Error

Table 21.6 Low Voltage Detection Circuit Electrical Characteristics (Note 1, Note 3)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
Vdet4	Low Voltage Detection Voltage ⁽¹⁾	V _{CC} =0.8 to 5.5V	3.2	3.8	4.45	V
Vdet3	Reset Space Detection Voltage ⁽¹⁾		2.3	2.8	3.4	V
Vdet3s	Low Voltage Reset Hold Voltage ⁽²⁾				1.7	V
Vdet3r	Low Voltage Reset Release Voltage		2.35	2.9	3.5	V

NOTES:


1. Vdet4 > Vdet3
2. Vdet3s is the minimum voltage to maintain brown-out detection reset (hardware reset 2).
3. The low Voltage detection circuit is designed to use when V_{CC} is set to 5V.
4. If the supply power voltage is greater than the reset level detection voltage when the reset level detection voltage is less than 2.7V, the operation at f(BCLK) < 10MHz is guaranteed. However, A/D conversion, serial I/O, flash memory program and erase are excluded.

Table 21.7 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on	V _{CC} = 2.7 to 5.5 V			2	ms
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on				40	μs
td(R-S)	STOP Release Time				150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs
td(S-R)	Hardware Reset 2 Release Wait Time	V _{CC} = Vdet3r to 5.5 V		6 ⁽¹⁾	20	ms
td(E-A)	Low Voltage Detection Circuit Operation Start Time	V _{CC} = 2.7 to 5.5 V			20	μs

NOTE:

1. When V_{CC}=5



V_{CC} = 5V**Table 21.8 Electrical Characteristics (Note 1)**

Symbol	Parameter		Condition	Standard			Unit
				Min.	Typ.	Max.	
V _{OH}	Output High ("H") Voltage	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇	I _α =-5mA	V _{CC} -2.0		V _{CC}	V
V _{OH}	Output High ("H") Voltage	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇	I _α =-200μA	V _{CC} -0.3		V _{CC}	V
V _{OH}	Output High ("H") Voltage	X _{OUT}	High Power	I _α =-1mA	V _{CC} -2.0	V _{CC}	V
			Low Power	I _α =-0.5mA	V _{CC} -2.0	V _{CC}	
	Output High ("H") Voltage	X _{COU} T	High Power	No load applied		2.5	V
			Low Power	No load applied		1.6	
V _{OL}	Output Low ("L") Voltage	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇	I _α =5mA			2.0	V
V _{OL}	Output Low ("L") Voltage	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇	I _α =200μA			0.45	V
V _{OL}	Output Low ("L") Voltage	X _{OUT}	High Power	I _α =1mA		2.0	V
			Low Power	I _{OL} =0.5mA		2.0	
	Output Low ("L") Voltage	X _{COU} T	High Power	No load applied		0	V
			Low Power	No load applied		0	
V _{T+} -V _{T-}	Hysteresis	TA0 _{IN} -TA4 _{IN} , TB0 _{IN} -TB2 _{IN} , INT0-INT5, NMI, AD _{TRG} , CTS0-C _{TS2} , SCL, SDA, CLK0-CLK2, TA2 _{OUT} -TA4 _{OUT} , K10-K13, RxD0-RxD2, S1N3, S1N4		0.2		1.0	V
V _{T+} -V _{T-}	Hysteresis	RESET		0.2		2.5	V
V _{T+} -V _{T-}	Hysteresis	X _{IN}		0.2		0.8	V
I _{IH}	Input High ("H") Current	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇ X _{IN} , RESET, CNV _{SS}	V _I =5V			5.0	μA
I _{IL}	Input Low ("L") Current	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇ X _{IN} , RESET, CNV _{SS}	V _I =0V			-5.0	μA
R _{PULLUP}	Pull-up Resistance	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇	V _I =0V	30	50	170	kΩ
R _{FXIN}	Feedback Resistance	X _{IN}			1.5		MΩ
R _{FXCIN}	Feedback Resistance	X _{CIN}			15		MΩ
V _{RAM}	RAM Standby Voltage		In stop mode	2.0			V

NOTES:

1. Referenced to V_{CC}=4.2 to 5.5V, V_{SS}=0V at Topr=-20 to 85 °C / -40 to 85 °C, f(BCLK)=20MHz unless otherwise specified.

Table 21.79 Recommended Operating Conditions ⁽¹⁾

Symbol	Parameter		Standard			Unit
			Min.	Typ.	Max.	
V _{CC}	Supply Voltage		4.2		5.5	V
AV _{CC}	Analog Supply Voltage			V _{CC}		V
V _{SS}	Supply Voltage			0		V
AV _{SS}	Analog Supply Voltage			0		V
V _{IH}	Input High ("H") Voltage	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇	0.7 V _{CC}		V _{CC}	V
		XIN, RESET, CNVSS	0.8 V _{CC}		V _{CC}	V
		SDA _{MM} , SCL _{MM}	0.7 V _{CC}		V _{CC}	V
			1.4		V _{CC}	V
V _{IL}	Input Low ("L") Voltage	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇	0		0.3V _{CC}	V
		XIN, RESET, CNVSS	0		0.2V _{CC}	V
		SDA _{MM} , SCL _{MM}	0		0.3V _{CC}	V
			0		0.6	V
I _{OH(peak)}	Peak Output High ("H") Current	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇			-10.0	mA
I _{OH(avg)}	Average Output High ("H") Current	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇			-5.0	mA
I _{OL(peak)}	Peak Output Low ("L") Current	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇			10.0	mA
I _{OL(avg)}	Average Output Low ("L") Current	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₃ , P9 ₅ to P9 ₇ , P10 ₀ to P10 ₇			5.0	mA
f(XIN)	Main Clock Input Oscillation Frequency ⁽⁴⁾		T _{opr} = -40 to 105 °C	0	20	MHz
			T _{opr} = -40 to 125 °C	0	16	MHz
f(XCIN)	Sub Clock Oscillation Frequency			32.768	50	kHz
f ₁ (ROC)	On-chip Oscillator Frequency 1		0.5	1	2	MHz
f ₂ (ROC)	On-chip Oscillator Frequency 2		1	2	4	MHz
f ₃ (ROC)	On-chip Oscillator Frequency 3		8	16	26	MHz
f(PLL)	PLL Clock Oscillation Frequency ⁽⁴⁾		T _{opr} = -40 to 105 °C	10	20	MHz
			T _{opr} = -40 to 125 °C	10	16	MHz
f(BCLK)	CPU Operation Clock Frequency		T _{opr} = -40 to 105 °C	0	20	MHz
			T _{opr} = -40 to 125 °C	0	16	MHz
t _{SU} (PLL)	Wait Time to Stabilize PLL Frequency Synthesizer		V _{CC} = 5.0 V		20	MHz

NOTES:

1. Referenced to V_{CC} = 4.2 to 5.5 V at T_{opr} = -40 to 125 °C unless otherwise specified.
2. The mean output current is the mean value within 100ms.
3. The total I_{OL(peak)} for all ports must be 80 mA or less. The total I_{OH(peak)} for all ports must be -80 mA or less.
4. Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.





Table 21.83 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
$t_d(P-R)$	Wait Time to Stabilize Internal Supply Voltage when Power-on	$V_{CC}=4.2$ to $5.5V$			2	ms
$t_d(ROC)$	Wait Time to Stabilize Internal On-chip Oscillator when Power-on				40	μs
$t_d(S-R)$	STOP Release Time				150	μs
$t_d(E-A)$	Low Power Dissipation Mode Wait Mode Release Time				150	μs

$t_d(P-R)$ Wait time to stabilize internal supply voltage when power-on $t_d(ROC)$ Wait time to stabilize internal on-chip oscillator when power-on	<p>VCC</p> <p>ROC</p> <p>$t_d(P-R)$</p> <p>$t_d(ROC)$</p> <p>\overline{RESET}</p>
$t_d(R-S)$ STOP release time $t_d(W-S)$ Low power dissipation mode wait mode release time	<p>Interrupt for (a) Stop mode release or (b) Wait mode release</p> <p>CPU clock</p> <p>(a) $t_d(R-S)$</p> <p>(b) $t_d(W-S)$</p>

22.7.2 Rewrite the ICOCiIC Register

When the interrupt request to the ICOCiIC register is generated during the instruction process, the IR bit may not be set to 1 (interrupt requested) and the interrupt request may not be acknowledged. At that time, when the bit in the G1IR register is held to 1 (interrupt requested), the following IC/OC interrupt request will not be generated. When changing the ICOCiIC register setting, use the following instruction.

Subject instructions: AND, OR, BCLR, BSET

When initializing Timer S, change the ICOCiIC register setting with the request again after setting registers IOCiIC and G1IR to 0016.

22.7.3 Waveform Generating Function

1. If the BTS bit in the G1BCR1 register is set to 0 (base timer is reset) when the waveform is generating and the base timer is stopped counting, the waveform output pin keeps the same output level. The output level will be changed when the base timer and the G1POj register match the setting value next time after the base timer starts counting again.
2. If the G1POCRj register is set when the waveform is generated, the same setting value of the IVL bit is applied to the waveform generating pin. Do not set the G1POCRj register when the waveform is generating.
3. When the RST1 bit in the G1BCR1 register is set to 1 (the base timer is reset by matching the G1PO0 register), the base timer is reset after two clock cycles of fBT1 when the base timer value matches the G1PO0 register value. A high-level ("H") signal is applied to the OUTC10 pin between the base timer value match to the base timer reset.

22.7.4 IC/OC Base Timer Interrupt

If the MCU is operated in the combination selected from **Table 22.1** for use when the RST4 bit in the G1BCR0 register is set to 1 (reset the base timer that matches the G1BTRR register) to reset the base timer, an IC/OC base timer interrupt request is generated twice.

Table 22.1 Uses of IT Bit in the G1BCR0 Register and G1BTRR Register

IT Bit in the G1BCR0 Register	G1BTRR Register
0 (bit 15 in the base timer overflows)	07FFF ₁₆ to 0FFFE ₁₆
1 (bit 14 in the base timer overflows)	03FFF ₁₆ to 0FFFE ₁₆ or 0BFFF ₁₆ to 0FFFE ₁₆

The second IC/OC base timer interrupt request is generated because the base timer overflow request is generated after one fBT1 clock cycle as soon as the base timer is reset.

One of the following conditions must be met in order not to generate the IC/OC base timer interrupt request twice:

- 1) When the RST4 bit is set to 1, set the G1BTRR register with a combination other than what is listed in **Table 22.1**.
- 2) Do not reset the base timer by matching the G1BTRR register. Reset the base timer by matching the G1P00 register. In other words, do not set the RST4 bit to 1 to reset the base timer. Set the RST1 bit in the G1BCR1 register to 1 (reset the base timer that matches the G1P00 register).