

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30291fcthp-u7a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

12. Timers	101
12.1 Timer A	
12.1.1 Timer Mode	106
12.1.2 Event Counter Mode	107
12.1.3 One-shot Timer Mode	112
12.1.4 Pulse Width Modulation (PWM) Mode	114
12.2 Timer B	117
12.2.1 Timer Mode	119
12.2.2 Event Counter Mode	120
12.2.3 Pulse Period and Pulse Width Measurement Mode	121
12.2.4 A/D Trigger Mode	123
12.3 Three-phase Motor Control Timer Function	125
12.3.1 Position-Data-Retain Function	136
12.3.2 Three-phase/Port Output Switch Function	138
13. Timer S	140
13.1 Base Timer	
13.1.1 Base Timer Reset Register(G1BTRR)	155
13.2 Interrupt Operation	156
13.3 DMA Support	156
13.4 Time Measurement Function	157
13.5 Waveform Generating Function	161
13.5.1 Single-Phase Waveform Output Mode	162
13.5.2 Phase-Delayed Waveform Output Mode	164
13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode	166
13.6 I/O Port Function Select	168
13.6.1 INPC17 Alternate Input Pin Selection	169
13.6.2 Digital Debounce Function for Pin P17/INT5/INPC17	169
14. Serial I/O	170
14.1 UARTi (i=0 to 2)	
14.1.1 Clock Synchronous serial I/O Mode	180
14.1.2 Clock Asynchronous Serial I/O (UART) Mode	188
14.1.3 Special Mode 1 (I <sup>2</sup> C bus mode)(UART2)	196
14.1.4 Special Mode 2 (UART2)	206
14.1.5 Special Mode 3 (IEBus mode)(UART2)	210
14.1.6 Special Mode 4 (SIM Mode) (UART2)	212

Table 4.8 SFR Information (8)

Address	Register	Symbol	After reset
030016	Time measurement, Pulse generation register 0	G1TM0,G1PO0	XX16
030116			XX16
030216	Time measurement, Pulse generation register 1	G1TM1,G1PO1	XX16
30316			XX16
030416	Time measurement, Pulse generation register 2	G1TM2,G1PO2	XX16
030516			XX16
030616	Time measurement, Pulse generation register 3	G1TM3,G1PO3	XX16
030716			XX16
030816	Time measurement, Pulse generation register 4	G1TM4,G1PO4	XX16
030916			XX16
030A <sub>16</sub>	Time measurement, Pulse generation register 5	G1TM5,G1PO5	XX16
030B <sub>16</sub>	Time was a sect D by a second section of	047140 047000	XX16
030C <sub>16</sub>	Time measurement, Pulse generation register 6	G1TM6,G1PO6	XX16
030D16	Time were to Dules as a setting as sisten 7	C4TM7 C4DC7	XX16 XX16
030E <sub>16</sub>	Time measurement, Pulse generation register 7	G1TM7,G1PO7	
030F <sub>16</sub>	Dulas generation control register 0	C4DOCD0	XX16 0X00XX002
031016	Pulse generation control register 0	G1POCR0	
031116	Pulse generation control register 1 Pulse generation control register 2	G1POCR1 G1POCR2	0X00XX002 0X00XX002
031216	Pulse generation control register 2 Pulse generation control register 3	G1POCR2	0X00XX002 0X00XX002
031316	Pulse generation control register 4	G1POCR4	0X00XX002
031416	Pulse generation control register 5	G1POCR5	0X00XX002
031516	Pulse generation control register 6	G1POCR6	0X00XX002
031716	Pulse generation control register 7	G1POCR7	0X00XX002 0X00XX002
031716	Time measurement control register 0	G1TMCR0	0016
031916	Time measurement control register 1	G1TMCR1	0016
031A <sub>16</sub>	Time measurement control register 2	G1TMCR2	0016
031B <sub>16</sub>	Time measurement control register 3	G1TMCR3	0016
031C <sub>16</sub>	Time measurement control register 4	G1TMCR4	0016
031D <sub>16</sub>	Time measurement control register 5	G1TMCR5	0016
031E <sub>16</sub>	Time measurement control register 6	G1TMCR6	0016
031F <sub>16</sub>	Time measurement control register 7	G1TMCR7	0016
032016	Base timer register	G1BT	XX16
032116	3		XX16
032216	Base timer control register 0	G1BCR0	0016
032316	Base timer control register 1	G1BCR1	0016
032416	Time measurement prescale register 6	G1TPR6	0016
032516	Time measurement prescale register 7	G1TPR7	0016
032616	Function enable register	G1FE	0016
032716	Function select register	G1FS	0016
032816	Base timer reset register	G1BTRR	XX16
032916			XX16
032A <sub>16</sub>	Count source division register	G1DV	0016
032B <sub>16</sub>			
032C <sub>16</sub>			
032D <sub>16</sub>			
032E <sub>16</sub>			
032F <sub>16</sub>	Interment request register-	04/5	VV.a
033016	Interrupt request register	G1IR C1IF0	XX16
033116	Interrupt enable register 0	G1IE0	0016
033216	Interrupt enable register 1	G1IE1	0016
033316		+	
033416			
033616			
033716			
033816			
033916		+	
		<del>                                     </del>	
		1	
033B <sub>16</sub>			
033A <sub>16</sub> 033B <sub>16</sub> 033C <sub>16</sub>			
033B <sub>16</sub>	NMI digital debounce register	NDDR	FF16

Note 1: The blank areas are reserved and cannot be used by users.

X : Undefined



M16C/29 Group 9. Interrupts

## 9.3 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use I flag in the the FLG register, IPL, and bits ILVL2 to ILVL0 in the each interrupt control register to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 9.3 shows the interrupt control registers.

Also, the following interrupts share a vector and an interrupt control register.

- •INT4 and SIO3
- •INT5 and SIO4
- •A/D converter and key input interrupt
- •IC/OC base timer and ScL/SDA
- •IC/OC interrupt 1 and I<sup>2</sup>C bus interface

An interrupt request is set by bits IFSR6 and IFSR7 in the IFSR register and bits IFSR27, IFSR26, and IFSR21 in the IFSR2A register. **Figure 9.4** shows registers IFSR register and IFSR2A.




Figure 12.32 TA1MR, TA2MR, TA4MR, and TB2MR Registers

M16C/29 Group 13. Timer S

Figure 13.1 shows the block diagram of the IC/OC.




Figure 13.1 IC/OC Block Diagram

M16C/29 Group 13. Timer S




Figure 13.9 G1IR Register

M16C/29 Group 14.Serial I/O

# 14. Serial I/O

Note

The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

# 14.1 UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

**Figure 14.1** shows the block diagram of UARTi. **Figures 14.2** and **14.3** shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- · Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I<sup>2</sup>C bus mode): UART2
- Special mode 2: UART2
- Special mode 3 (Bus collision detection function, IEBus mode): UART2
- Special mode 4 (SIM mode): UART2

Figures 14.4 to 14.9 show the UARTi-related registers.

Refer to tables listing each mode for register setting.

M16C/29 Group 14. Serial I/O

#### 14.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register (i=0 to 2) to select the transfer clock polarity. **Figure 14.11** shows the polarity of the transfer clock.




Figure 14.11 Polarity of transfer clock

#### 14.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register (i=0 to 2) to select the transfer format. **Figure 14.12** shows the transfer format.




Figure 14.12 Transfer format

14. Serial I/O M16C/29 Group




Figure 14.22 I<sup>2</sup>C bus mode Block Diagram

M16C/29 Group 14. Serial I/O

#### 14.1.6.2 Format

Direct Format

Set the PRY bit in the U2MR register to 1, the UFORM bit in U2C0 register to 0 and the U2LCH bit in U2C1 register to 0.

Inverse Format

Set the PRY bit to 0, UFORM bit to 1 and U2LCH bit to 1.

Figure 14.34 shows the SIM interface format.




Figure 14.34 SIM Interface Format




Figure 16.3 S00 and S20 Registers

# 16.4 I<sup>2</sup>C0 Control Register 0 (S1D0)

The S1D0 register controls data communication format.

## 16.4.1 Bits 0 to 2: Bit Counter (BC0-BC2)

Bits BC2 to BC0 decide how many bits are in one byte data transferred next. After the selected numbers of bits are transferred successfully, I<sup>2</sup>C bus interface interrupt request is gnerated and bits BC2 to BC0 are reset to 0002. At this time, if the ACK-CLK bit in the S20 register is set to 1 (with ACK clock), one bit for ACK clock is added to the numbers of bits selected by the BC2 to BC0 bits.

In addition, bits BC2 to BC0 become 0002 even though the START condition is detected and the address data is transferred in 8 bits.

# 16.4.2 Bit 3: I<sup>2</sup>C Interface Enable Bit (ES0)

The ES0 bit enables to use the multi-master  $I^2C$  bus interface. When the ES0 bit is set to 0,  $I^2C$  bus interface is disabled and the SDA and SCL pins are placed in a high-h-impedance state. When the ES0 bit is set to 1, the interface is enabled.

When the ES0 bit is set to 0, the process is followed.

- 1)The bits in the S10 register are set as MST = 0, TRX = 0, PIN = 1, BB = 0, AL = 0, AAS = 0, ADR0 = 0
- 2)The S00 register cannot be written.
- 3)The TOF bit in the S4D0 register is set to 0 (time-out detection flag is not detected)
- 4)The I<sup>2</sup>C system clock (VIIC) stops counting while the internal counter and flags are reset.

## 16.4.3 Bit 4: Data Format Select Bit (ALS)

The ALS bit determines whether the salve address is recognized. When the ALS bit is set to 0, an addressing format is selected and a address data is recognized. Only if the comparison is matched between the slave address stored into the S0D0 register and the received address data or if the general call is received, the data is transferred. When the ALS bit is set to 1, the free data format is selected and the slave address is not recognized.

# 16.4.4 Bit 6: I<sup>2</sup>C bus Interface Reset Bit (IHR)

The IHR bit is used to reset the I<sup>2</sup>C bus interface circuit when the error communication occurs.

When the ES0 bit in the S1D0 register is set to 1 (I<sup>2</sup>C bus interface is enabled), the hardware is reset by writing 1 to the IHR bit. Flags are processed as follows:

- 1)The bits in the S10 register are set as MST = 0, TRX = 0, PIN to 1, BB = 0, AL = 0, AAS = 0, and ADR0 = 0
- 2)The TOF bit in the S4D0 register is set to 0 (time-out detection flag is not detected)
- 3) The internal counter and flags are reset.

The I<sup>2</sup>C bus interface circuit is reset after 2.5 VIIC cycles or less, and the IHR bit becomes 0 automatically by writing 1 to the IHR bit. **Figure 16.10** shows the reset timing.



#### 16.5.7 Bit 6: Communication Mode Select Bit (Transfer Direction Select Bit: TRX)

This TRX bit decides a transfer direction for data communication. When the TRX bit is set to 0, receive mode is entered and data is received from a transmit device. When the TRX bit is set to 1, transmit mode is entered, and address data and control data are output to the SDAMM, synchronized with a clock generated in the SCLMM.

The TRX bit is set to 1 automatically in the following condition:

- •In slave mode, when the ALS in the S1D0 register to 0(addressing format), the AAS flag is set to
- 1 (address match) after the address data is received, and the received R/ $\overline{W}$  bit is set to 1

The TRX bit is set to 0 in one of the following conditions:

- •When an arbitration lost is detected
- •When a STOP condition is detected
- When a START condition is detected
- •When a START condition is disabled by the START condition duplicate protect function (1)
- •When the MST bit in the S10 register is set to 0(slave mode) and a start condition is detected
- •When the MST bit is set to 0 and the ACK non-return is detected
- •When the ES0 bit is set to 0(I<sup>2</sup>C bus interface disabled)
- •When the IHR bit in the S1D0 register is set to 1(reset)

## 16.5.8 Bit 7: Communication mode select bit (master/slave select bit: MST)

The MST bit selects either master mode or slave mode for data communication. When the MST bit is set to 0, slave mode is entered and the START/STOP condition generated by a master device are received. The data communication is synchronized with the clock generted by the master. When the MST bit is set to 1, master mode is entered and the START/STOP condition is generated.

Additionally, clocks required for the data communication are generated on the SCLMM.

The MST bit is set to 0 in one of the following conditions.

- •After 1-byte data of a master whose arbtration is lost if arbitration lost is detected
- •When a STOP condition is detected
- •When a START condition is detected
- •When a start condition is disabled by the START condition duplicate protect function (1)
- •When the IHR bit in the S1D0 register is set to 1(reset)
- •When the ES0 bit is set to 0(I<sup>2</sup>C bus interface disabled)

#### NOTE:

1. START condition duplicate protect function:

When the START condition is generated, after confirming that the BB flag in the S1D0 register is set to 0 (bus free), all the MST, TRX and BB flags are set to 1 at the same time. However, if the BB flag is set to 1 immediately after the BB flag setting is confirmed because a START condition is generated by other master device, bits MST and TRX cannot be written. The duplicate protect function is valid from the rising edge of the BB flag until slave address is received. Refer to 16.9 START Condition Generation Method for details.






Figure 16.12 The timing of the interrupt generation at the completion of the data receive

#### 16.6.3 Bits 2,3: Port Function Select Bits PED, PEC

If the ES0 bit in the S1D0 register is set to 1 ( $I^2C$  bus interface enabled), the SDAMM functions as an output port. When the PED bit is set to 1 and the SCLMM functions as an output port when the PEC bit is set to 1. Then the setting values of bits P2\_0 and P2\_1 in the port P2 register are output to the  $I^2C$  bus, regardless of he internal SCL/SDA output signals. (SCL/SDA pins are onnected to  $I^2C$  bus interface circuit)

The bus data can be read by reading the port pi direction register in input mode, regardless of the setting values of the PED and PEC bits. **Table 16.5** shows the port specification.

**Table 16.5 Port specifications** 

	opoomounomo			
Pin Name	ES9 Bit	PED Bit	P20 Port Direction Register	Function
	0	-	0/1	Port I/O function
P20	1	0	-	SDA I/O function
	1	1	-	SDA input function, port output function
Pin Name	ES0 Bit	PEC Bit	P21 Port Direction Register	Function
	0	-	0/1	Port I/O function
P21	1	0	-	SCL I/O function
	1	1	-	SCL input function, port output funcion




Figure 20.14 Full Status Check and Handling Procedure for Each Error

Table 21.6 Low Voltage Detection Circuit Electrical Characteristics (Note 1, Note 3)

Symbol Parameter		Measurement Condition	Standard			Unit
Cymbol	Symbol Farameter Weastremer		Min.	Тур.	Max.	
Vdet4	Low Voltage Detection Voltage <sup>(1)</sup>		3.2	3.8	4.45	V
Vdet3	Reset Space Detection Voltage <sup>(1)</sup>	Vcc=0.8 to 5.5V	2.3	2.8	3.4	V
Vdet3s	Low Voltage Reset Hold Voltage <sup>(2)</sup>			1.7	V	
Vdet3r	Low Voltage Reset Release Voltage		2.35	2.9	3.5	V

#### NOTES:


- 1. Vdet4 >Vdet3
- 2. Vdet3s is the minmum voltage to maintain brown-out detection reset (hardware reset 2).
- 3. The low Voltage detection circuit is designed to use when  $V\infty$  is set to 5V.
- 4. If the supply power voltage is greater than the reset level detection voltage when the reset level detection voltage is less than 2.7V, the operation at f(BCLK) < 10MHz is guranteed. However, A/D conversion, serial I/O, flash memory program and erase are excluded.</p>

**Table 21.7 Power Supply Circuit Timing Characteristics** 

Symbol	Parameter	Measurement Condition	Standard			Unit
Cymbol	i didiffetei	Wicasarement condition	Min.	Тур.	Max.	Onne
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on				2	ms
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on	Vcc= 2.7 to 5.5 V			40	μs
td(R-S)	STOP Release Time	νω- 2.7 to 5.5 v			150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs
td(S-R)	Hardware Reset 2 Release Wait Time	V∞= Vdet3r to 5.5 V		6 <sup>(1)</sup>	20	ms
td(E-A)	Low Voltage Detection Circuit Operation Start Time	V∞= 2.7 to 5.5 V			20	μs

#### NOTE:

1. When Vcc=5



# Vcc = 5V

# Table 21.8 Electrical Characteristics (Note 1)

Cymbol		Doron	notor		Condition	Standard			Unit
Symbol		Parar	neter		Condition	Min.	Тур.	Max.	Unit
Vон	Output High	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , F	P20 to P27	r, P30 to P37, P60 to P67,	Ioн=-5mA	V∞-2.0		Vœ	٧
	("H") Voltage	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107							
Vон	Output High	P0o to P07, P1o to P17, F	20 to P27	, P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> ,	Ioн=-200μA	Vcc-0.3		Vœ	٧
VOH	("H") Voltage	'H") Voltage P70 to P77, P80 to P87, F		s, P95 to P97, P100 to P107					
				High Power	lo⊢=-1mA	V∞-2.0		Vcc	V
	Output High (	H) Voltage	Хоит	Low Power	Ioн=-0.5mA	V∞-2.0		Vα	, v
Vон	Outrot High	"!! !"\ \ / alta a a	V	High Power	No load applied		2.5		V
	Output High (	n ) voltage	Хсоит	Low Power	No load applied		1.6		] V
VaL	Output Low	P0o to P07, P1o to P17, F	20 to P27	r, P30 to P37, P60 to P67,	IaL=5mA			2.0	V
	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	3, P95 to P97, P100 to P107					
Vol	Output Low	P0o to P07, P1o to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Iα=200μA			0.45	V
VOL	("L") Voltage	P70 to P77, P80 to P87, F	90 to P93	s, P95 to P97, P100 to P107					
	Output Law (	!! !!\ \ /altaga	V	High Power	lo=1mA			2.0	V
	t Low ("L") Voltage Χουτ	Low Power	IoL=0.5mA			2.0	\ \		
Val		H IIV V - H	V	High Power	No load applied		0		
Output Low ("L'	'L") Voitage	Хсоит	Low Power	No load applied		0		V	
VT+-VT-	Hysteresis TA0 <sub>IN</sub> -TA4 <sub>IN</sub> , TB0 <sub>IN</sub> -TB2 <sub>I</sub>		n, INTo-IN	IT5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLK0-	CLK2, TA	20ur-TA4our, Klo-Kl3, Rxxx					
		RXD2, SIN3, SIN4							
VT+-VT-	Hysteresis	RESET				0.2		2.5	V
VT+-VT-	Hysteresis	XIN				0.2		0.8	V
lıн	Input High	P0o to P07, P1o to P17, F	20 to P27	r, P3o to P37, P6o to P67,	V <sub>I</sub> =5V			5.0	μА
	("H") Current			s, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
lıL			20 to P27	r, P30 to P37, P60 to P67,	Vi=0V			-5.0	μА
	("L") Current	P70 to P77, P80 to P87, F	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107						
		XIN, RESET, CNVss							
RPULLUP	Pull-up	P0o to P07, P1o to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Vi=0V	30	50	170	kΩ
	Resistance	P70 to P77, P80 to P87, F	90 to P93	s, P95 to P97, P100 to P107					
Rfxin	Feedback Re	sistance	XIN				1.5		МΩ
Rfxan	Feedback Re	sistance	Xcin				15		МΩ
VRAM	RAM Standby	/ Voltage			In stop mode	2.0			٧

NOTES:


<sup>1.</sup> Referenced to Vcc=4.2 to 5.5V, Vss=0V at Topr=-20 to 85 ° C / -40 to 85 ° C, f(BCLK)=20MHz unless otherwise specified.

Table 21.79 Recommended Operating Conditions (1)

Cumbal		Parameter			Stand	ard	Unit	
Symbol			Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage				4.2		5.5	V
AV∞	Analog Supply Vo	Analog Supply Voltage				Vcc		V
Vss	Supply Voltage					0		V
AVss	Analog Supply Vo	ltage				0		V
VIH	Input High ("H")	P0o to P07, P1o t	o P17, P20 to P27, P	30 to P37, P60 to P67,	0.7 Vcc		Vα	V
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, P	95 to P97, P100 to P107				
		XIN, RESET, CI	NVSS		0.8 Vcc		Vα	V
		004 001	When I <sup>2</sup> C bus inpu	t level is selected	0.7 Vcc		Vα	V
		SDAMM, SCLMM	When SMBUS inpu	ut level is selected	1.4		Vœ	V
VIL	Input Low ("L")	P0o to P07, P1o t	o P17, P20 to P27, P	30 to P37, P60 to P67,	0		0.3V∞	V
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, P	95 to P97, P100 to P107				
		XIN, RESET, CI	NVSS		0		0.2V∞	V
		When I <sup>2</sup> C bus input level		t level is selected	0		0.3V∞	V
		SDAMM, SCLMM	SDAm, SCLm When SMBUS input level is selected				0.6	V
OH(peak)	Peak Output High	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,				-10.0	mA	
	("H") Current	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107						
OH(avg)	Average Output	P00 to P07, P10 t	P0o to P07, P1o to P17, P2o to P27, P3o to P37, P6o to P67,				-5.0	mA
	High ("H") Current	P70 to P77, P80 t	o P87, P90 to P93, P	95 to P97, P100 to P107				
OL(peak)	Peak Output Low	1		30 to P37, P60 to P67,			10.0	mA
	("L") Current	,		95 to P97, P100 to P107				
OL(avg)	Average Output			30 to P37, P60 to P67,			5.0	mA
	Low ("L") Current			95 to P97, P100 to P107				1
f(XIN)	Main Clock Input	Oscillation Freque	ency <sup>(4)</sup>	Topr = -40 to 105 ° C	0		20	MHz
				Topr = -40 to 125 ° C	0		16	MHz
f(Xan)	Sub Clock Oscilla	· · · · ·				32.768	50	kHz
f <sub>1</sub> (ROC)	On-chip Oscillator				0.5	1	2	MHz
f2(ROC)	On-chip Oscillator Frequency 2		1	2	4	MHz		
f3(ROC)	On-chip Oscillator	Frequency 3			8	16	26	MHz
f(PLL)	PLL Clock Oscillation Frequency <sup>(4)</sup>		Topr = -40 to 105 ° C	10		20	MHz	
				Topr = -40 to 125 ° C	10		16	MHz
f(BCLK)	CPU Operation C	lock Frequency		Topr = -40 to 105 ° C	0		20	MHz
				Topr = -40 to 125 ° C	0		16	MHz
tsu(PLL)	Wait Time to Stab	ilize PLL Frequer	ncy Synthesizer	Vcc = 5.0 V			20	MHz

#### NOTES:

- 1. Referenced to  $V\infty$  = 4.2 to 5.5 V at Topr = -40 to 125 ° C unless otherwise specified.
- 2. The mean output current is the mean value within 100ms.
- 3. The total lou(peak) for all ports must be 80 mA or less. The total lou(peak) for all ports must be -80 mA or less.
- 4. Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.







Table 21.83 Power Supply Circuit Timing Characteristics

Table 21.05 Fower Supply Circuit Tilling Characteristics							
Symbol	Parameter	Measurement Condition	5	rd	Unit		
Symbol   I arameter   Nie.		Wicadarement Condition	Min.	Тур.		Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on				2	ms	
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on	Vcc=4.2 to 5.5V			40	μs	
td(S-R)	STOP Release Time				150	μs	
td(E-A)	Low Power Dissipation Mode Wait Mode Release Time				150	μs	



M16C/29 Group 22. Usage Notes

## 22.7.2 Rewrite the ICOCiIC Register

When the interrupt request to the ICOCiIC register is generated during the instruction process, the IR bit may not be set to 1 (interrupt requested) and the interrupt request may not be acknowledged. At that time, when the bit in the G1IR register is held to 1 (interrupt requested), the following IC/OC interrupt request will not be generated. When changing the ICOCiIC register setting, use the following instruction.

Subject instructions: AND, OR, BCLR, BSET

When initializing Timer S, change the ICOCiIC register setting with the request again after setting registers IOCiIC and G1IR to 0016.

## 22.7.3 Waveform Generating Function

- 1. If the BTS bit in the G1BCR1 register is set to 0 (base timer is reset) when the waveform is generating and the base timer is stopped counting, the waveform output pin keeps the same output level. The output level will be changed when the base timer and the G1POj register match the setting value next time after the base timer starts counting again.
- 2. If the G1POCRj register is set when the waveform is generated, the same setting value of the IVL bit is applied to the waveform generating pin. Do not set the G1POCRj register when the waveform is generating.
- 3. When the RST1 bit in the G1BCR1 register is set to 1 (the base timer is reset by matching the G1PO0 register), the base timer is reset after two clock cycles of fBT1 when the base timer value matches the G1PO0 register value. A high-level ("H") signal is applied to the OUTC10 pin between the base timer value match to the base timer reset.

## 22.7.4 IC/OC Base Timer Interrupt

If the MCU is operated in the combination selected from **Table 22.1** for use when the RST4 bit in the G1BCR0 register is set to 1 (reset the base timer that matches the G1BTRR register) to reset the base timer, an IC/OC base timer interrupt request is generated twice.

Table 22.1 Uses of IT Bit in the G1BCR0 Register and G1BTRR Register

IT Bit in the G1BCR0 Register	G1BTRR Register
0 (bit 15 in the base timer overflows)	07FFF16 to 0FFFE16
1 (bit 14 in the base timer overflows)	03FFF16 to 0FFFE16 or 0BFFF16 to 0FFFE16

The second IC/OC base timer interrupt request is generated because the base timer overflow request is generated after one fBT1 clock cycle as soon as the base timer is reset.

One of the following conditions must be met in order not to generate the IC/OC base timer interrupt request twice:

- 1) When the RST4 bit is set to 1, set the G1BTRR register with a combination other than what is listed in **Table 22.1**.
- 2) Do not reset the base timer by matching the G1BTRR register. Reset the base timer by matching the G1P00 register. In other words, do not set the RST4 bit to 1 to reset the base timer. Set the RST1 bit in the G1BCR1 register to 1 (reset the base timer that matches the G1P00 register).

