# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	e200z6
Core Size	32-Bit Single-Core
Speed	132MHz
Connectivity	CANbus, EBI/EMI, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	256
Program Memory Size	2MB (2M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.35V ~ 1.65V
Data Converters	A/D 40x12b
Oscillator Type	External
Operating Temperature	-55°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BBGA
Supplier Device Package	416-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc5554azp132

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 3 Electrical Characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MCU.

### 3.1 Maximum Ratings

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	1.5 V core supply voltage <sup>2</sup>	V <sub>DD</sub>	-0.3	1.7	V
2	Flash program/erase voltage	V <sub>PP</sub>	-0.3	6.5	V
4	Flash read voltage	V <sub>FLASH</sub>	-0.3	4.6	V
5	SRAM standby voltage	V <sub>STBY</sub>	-0.3	1.7	V
6	Clock synthesizer voltage	V <sub>DDSYN</sub>	-0.3	4.6	V
7	3.3 V I/O buffer voltage	V <sub>DD33</sub>	-0.3	4.6	V
8	Voltage regulator control input voltage	V <sub>RC33</sub>	-0.3	4.6	V
9	Analog supply voltage (reference to V <sub>SSA</sub> )	V <sub>DDA</sub>	-0.3	5.5	V
10	I/O supply voltage (fast I/O pads) <sup>3</sup>	V <sub>DDE</sub>	-0.3	4.6	V
11	I/O supply voltage (slow and medium I/O pads) <sup>3</sup>	V <sub>DDEH</sub>	-0.3	6.5	V
12	DC input voltage <sup>4</sup> V <sub>DDEH</sub> powered I/O pads V <sub>DDE</sub> powered I/O pads	V <sub>IN</sub>	-1.0 <sup>5</sup> -1.0 <sup>5</sup>	6.5 <sup>6</sup> 4.6 <sup>7</sup>	V
13	Analog reference high voltage (reference to V <sub>RL</sub> )	V <sub>RH</sub>	-0.3	5.5	V
14	$V_{SS}$ to $V_{SSA}$ differential voltage	$V_{SS} - V_{SSA}$	-0.1	0.1	V
15	V <sub>DD</sub> to V <sub>DDA</sub> differential voltage	V <sub>DD</sub> – V <sub>DDA</sub>	-V <sub>DDA</sub>	V <sub>DD</sub>	V
16	V <sub>REF</sub> differential voltage	V <sub>RH</sub> – V <sub>RL</sub>	-0.3	5.5	V
17	V <sub>RH</sub> to V <sub>DDA</sub> differential voltage	V <sub>RH</sub> – V <sub>DDA</sub>	-5.5	5.5	V
18	V <sub>RL</sub> to V <sub>SSA</sub> differential voltage	V <sub>RL</sub> – V <sub>SSA</sub>	-0.3	0.3	V
19	V <sub>DDEH</sub> to V <sub>DDA</sub> differential voltage	V <sub>DDEH</sub> – V <sub>DDA</sub>	-V <sub>DDA</sub>	V <sub>DDEH</sub>	V
20	$V_{DDF}$ to $V_{DD}$ differential voltage	$V_{DDF} - V_{DD}$	-0.3	0.3	V
21	$V_{\text{RC33}}$ to $V_{\text{DDSYN}}$ differential voltage spec has been moved to	Table 9 DC Electric	al Specificatio	ons, Spec 43a.	
22	$V_{SSSYN}$ to $V_{SS}$ differential voltage	$V_{\rm SSSYN} - V_{\rm SS}$	-0.1	0.1	V
23	$V_{RCVSS}$ to $V_{SS}$ differential voltage	$V_{RCVSS} - V_{SS}$	-0.1	0.1	V
24	Maximum DC digital input current <sup>8</sup> (per pin, applies to all digital pins) <sup>4</sup>	I <sub>MAXD</sub>	-2	2	mA
25	Maximum DC analog input current <sup>9</sup> (per pin, applies to all analog pins)	I <sub>MAXA</sub>	-3	3	mA
26	Maximum operating temperature range <sup>10</sup> Die junction temperature	Т <sub>Ј</sub>	ΤL	150.0	°C
27	Storage temperature range	T <sub>STG</sub>	-55.0	150.0	°C

### Table 2. Absolute Maximum Ratings <sup>1</sup>



Spec	Characteristic	Symbol	Min.	Max.	Unit
28	Maximum solder temperature <sup>11</sup> Lead free (Pb-free) Leaded (SnPb)	T <sub>SDR</sub>		260.0 245.0	°C
29	Moisture sensitivity level <sup>12</sup>	MSL	_	3	

Table 2. Absolute Maximum Ratings <sup>1</sup> (continued)

<sup>1</sup> Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond any of the listed maxima can affect device reliability or cause permanent damage to the device.

- <sup>2</sup> 1.5 V  $\pm$  10% for proper operation. This parameter is specified at a maximum junction temperature of 150 °C.
- <sup>3</sup> All functional non-supply I/O pins are clamped to V<sub>SS</sub> and V<sub>DDE</sub>, or V<sub>DDEH</sub>.
- <sup>4</sup> AC signal overshoot and undershoot of up to ± 2.0 V of the input voltages is permitted for an accumulative duration of 60 hours over the complete lifetime of the device (injection current not limited for this duration).
- <sup>5</sup> Internal structures hold the voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater than -0.6 V on eTPUB[15] and SINB during the internal power-on reset (POR) state.
- <sup>6</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by V<sub>DDEH</sub> supplies, if the maximum injection current specification is met (2 mA for all pins) and V<sub>DDEH</sub> is within the operating voltage specifications.
- <sup>7</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by V<sub>DDE</sub> supplies, if the maximum injection current specification is met (2 mA for all pins) and V<sub>DDE</sub> is within the operating voltage specifications.
- <sup>8</sup> Total injection current for all pins (including both digital and analog) must not exceed 25 mA.
- <sup>9</sup> Total injection current for all analog input pins must not exceed 15 mA.
- <sup>10</sup> Lifetime operation at these specification limits is not guaranteed.
- <sup>11</sup> Moisture sensitivity profile per IPC/JEDEC J-STD-020D.

<sup>12</sup> Moisture sensitivity per JEDEC test method A112.

### 3.2 Thermal Characteristics

The shaded rows in the following table indicate information specific to a four-layer board.

### Table 3. MPC5554 Thermal Characteristics

Spec	MPC5554 Thermal Characteristic	Symbol	416 PBGA	Unit
1	Junction to ambient <sup>1, 2</sup> , natural convection (one-layer board)	$R_{ ext{ heta}JA}$	24	°C/W
2	Junction to ambient <sup>1, 3</sup> , natural convection (four-layer board 2s2p)	$R_{ ext{ heta}JA}$	18	°C/W
3	Junction to ambient <sup>1, 3</sup> (@200 ft./min., one-layer board)	$R_{ hetaJMA}$	19	°C/W
4	Junction to ambient <sup>1, 3</sup> (@200 ft./min., four-layer board 2s2p)	$R_{ hetaJMA}$	15	°C/W
5	Junction to board <sup>4</sup> (four-layer board 2s2p)	$R_{\theta JB}$	9	°C/W
6	Junction to case <sup>5</sup>	$R_{ ext{ heta}JC}$	5	°C/W
7	Junction to package top <sup>6</sup> , natural convection	$\Psi_{JT}$	2	°C/W

<sup>1</sup> Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

- <sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.
- <sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>5</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.



At a known board temperature, the junction temperature is estimated using the following equation:

 $T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$ 

where:

 $T_J$  = junction temperature (°C)

 $T_B$  = board temperature at the package perimeter (°C/W)

 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

 $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, an acceptable value for the junction temperature is predictable. Ensure the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter ( $\Psi_{JT}$ ) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

 $T_{J} = T_{T} + (\Psi_{JT} \times P_{D})$ where:  $T_{T} = \text{thermocouple temperature on top of the package (°C)}$  $\Psi_{JT} = \text{thermal characterization parameter (°C/W)}$  $P_{D} = \text{power dissipation in the package (W)}$ 



The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

### **References:**

Semiconductor Equipment and Materials International 3081 Zanker Rd. San Jose, CA., 95134 (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the web at http://www.jedec.org.

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53–58, March 1998.
- 3. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

### 3.3 Package

The MPC5554 is available in packaged form. Read the package options in Section 2, "Ordering Information." Refer to Section 4, "Mechanicals," for pinouts and package drawings.

### 3.4 EMI (Electromagnetic Interference) Characteristics

Spec	Characteristic	Minimum	Typical	Maximum	Unit
1	Scan range	0.15	—	1000	MHz
2	Operating frequency	_	—	f <sub>MAX</sub>	MHz
3	V <sub>DD</sub> operating voltages		1.5	—	V
4	$V_{DDSYN}$ , $V_{RC33}$ , $V_{DD33}$ , $V_{FLASH}$ , $V_{DDE}$ operating voltages	_	3.3	—	V
5	V <sub>PP</sub> V <sub>DDEH</sub> , V <sub>DDA</sub> operating voltages	_	5.0	—	V
6	Maximum amplitude	_	—	14 <sup>2</sup> 32 <sup>3</sup>	dBuV
7	Operating temperature		—	25	°C

Table 4. EMI Testing Specifications <sup>1</sup>

<sup>1</sup> EMI testing and I/O port waveforms per SAE J1752/3 issued 1995-03. Qualification testing was performed on the MPC5554 and applied to the MPC5500 family as generic EMI performance data.

<sup>2</sup> Measured with the single-chip EMI program.

<sup>3</sup> Measured with the expanded EMI program.

Spec	Characte	eristic	Symbol	Min.	Max.	Units
8	Voltage differential during power up su V <sub>DD33</sub> can lag V <sub>DDSYN</sub> or V <sub>DDEH6</sub> befo V <sub>POR33</sub> and V <sub>POR5</sub> minimums respect	V <sub>DD33_LAG</sub>	_	1.0	v	
9	Absolute value of slew rate on power s	_	—	50	V/ms	
10	Required gain at Tj:	– 55° C <sup>7</sup>		70	_	—
	$I_{DD} \div I_{VRCCTL} (@ f_{sys} = f_{MAX})^{0, 0, 0, 0, 10}$	– 40 <sup>°</sup> C	DETA 11	70	—	—
		25° C	DETA	85 <sup>11</sup>	_	—
		150° C			500	—

Table 6. V <sub>RC</sub> and POR	<b>Electrical Specifications</b>	(continued)
----------------------------------	----------------------------------	-------------

The internal POR signals are V<sub>POR15</sub>, V<sub>POR33</sub>, and V<sub>POR5</sub>. On power up, assert **RESET** before the internal POR negates. **RESET** must remain asserted until the power supplies are within the operating conditions as specified in Table 9 DC Electrical Specifications. On power down, assert **RESET** before any power supplies fall outside the operating conditions and until the internal POR asserts.

- $^2$  V<sub>IL S</sub> (Table 9, Spec15) is guaranteed to scale with V<sub>DDEH6</sub> down to V<sub>POR5</sub>.
- <sup>3</sup> Supply full operating current for the 1.5 V supply when the 3.3 V supply reaches this range.
- <sup>4</sup> It is possible to reach the current limit during ramp up—do not treat this event as short circuit current.
- <sup>5</sup> At peak current for device.
- <sup>6</sup> Requires compliance with Freescale's recommended board requirements and transistor recommendations. Board signal traces/routing from the V<sub>RCCTL</sub> package signal to the base of the external pass transistor and between the emitter of the pass transistor to the V<sub>DD</sub> package signals must have a maximum of 100 nH inductance and minimal resistance (less than 1  $\Omega$ ). V<sub>RCCTL</sub> must have a nominal 1  $\mu$ F phase compensation capacitor to ground. V<sub>DD</sub> must have a 20  $\mu$ F (nominal) bulk capacitor (greater than 4  $\mu$ F over all conditions, including lifetime). Place high-frequency bypass capacitors consisting of eight 0.01  $\mu$ F, two 0.1  $\mu$ F, and one 1  $\mu$ F capacitors around the package on the V<sub>DD</sub> supply signals.
- <sup>7</sup> Only available on devices that support -55° C.
- <sup>8</sup>  $I_{VRCCTL}$  is measured at the following conditions:  $V_{DD} = 1.35$  V,  $V_{RC33} = 3.1$  V,  $V_{VRCCTL} = 2.2$  V.
- <sup>9</sup> Refer to Table 1 for the maximum operating frequency.

<sup>10</sup> Values are based on I<sub>DD</sub> from high-use applications as explained in the I<sub>DD</sub> Electrical Specification.

<sup>11</sup> BETA represents the worst-case external transistor. It is measured on a per-part basis and calculated as (I<sub>DD</sub> ÷ I<sub>VRCCTL</sub>).

### 3.7 Power-Up/Down Sequencing

Power sequencing between the 1.5 V power supply and  $V_{DDSYN}$  or the RESET power supplies is required if using an external 1.5 V power supply with  $V_{RC33}$  tied to ground (GND). To avoid power-sequencing,  $V_{RC33}$  must be powered up within the specified operating range, even if the on-chip voltage regulator controller is not used. Refer to Section 3.7.2, "Power-Up Sequence (VRC33 Grounded)," and Section 3.7.3, "Power-Down Sequence (VRC33 Grounded)."

Power sequencing requires that  $V_{DD33}$  must reach a certain voltage where the values are read as ones before the POR signal negates. Refer to Section 3.7.1, "Input Value of Pins During POR Dependent on VDD33."

Although power sequencing is not required between  $V_{RC33}$  and  $V_{DDSYN}$  during power up,  $V_{RC33}$  must not lead  $V_{DDSYN}$  by more than 600 mV or lag by more than 100 mV for the  $V_{RC}$  stage turn-on to operate within specification. Higher spikes in the emitter current of the pass transistor occur if  $V_{RC33}$  leads or lags  $V_{DDSYN}$  by more than these amounts. The value of that higher spike in current depends on the board power supply circuitry and the amount of board level capacitance.



Furthermore, when all of the PORs negate, the system clock starts to toggle, adding another large increase of the current consumed by  $V_{RC33}$ . If  $V_{RC33}$  lags  $V_{DDSYN}$  by more than 100 mV, the increase in current consumed can drop  $V_{DD}$  low enough to assert the 1.5 V POR again. Oscillations are possible when the 1.5 V POR asserts and stops the system clock, causing the voltage on  $V_{DD}$  to rise until the 1.5 V POR negates again. All oscillations stop when  $V_{RC33}$  is powered sufficiently.

When powering down,  $V_{RC33}$  and  $V_{DDSYN}$  have no delta requirement to each other, because the bypass capacitors internal and external to the device are already charged. When not powering up or down, no delta between  $V_{RC33}$  and  $V_{DDSYN}$  is required for the  $V_{RC}$  to operate within specification.

There are no power up/down sequencing requirements to prevent issues such as latch-up, excessive current spikes, and so on. Therefore, the state of the I/O pins during power up and power down varies depending on which supplies are powered.

Table 7 gives the pin state for the sequence cases for all pins with pad type pad\_fc (fast type).

V <sub>DDE</sub>	V <sub>DD33</sub>	V <sub>DD</sub>	POR	Pin Status for Fast Pad Output Driver pad_fc (fast)
Low	—	_	Asserted	Low
V <sub>DDE</sub>	Low	Low	Asserted	High
V <sub>DDE</sub>	Low	$V_{DD}$	Asserted	High
V <sub>DDE</sub>	V <sub>DD33</sub>	Low	Asserted	High impedance (Hi-Z)
V <sub>DDE</sub>	V <sub>DD33</sub>	V <sub>DD</sub>	Asserted	Hi-Z
V <sub>DDE</sub>	V <sub>DD33</sub>	V <sub>DD</sub>	Negated	Functional

Table 7. Pin Status for Fast Pads During the Power Sequence

Table 8 gives the pin state for the sequence cases for all pins with pad type pad\_mh (medium type) and pad\_sh (slow type).

Table 8. Pin Status for Medium and Slow Pads During the Power Sequence

V <sub>DDEH</sub>	V <sub>DD</sub>	POR	Pin Status for Medium and Slow Pad Output Driver pad_mh (medium) pad_sh (slow)	
Low		Asserted	Low	
V <sub>DDEH</sub>	Low	Asserted	High impedance (Hi-Z)	
V <sub>DDEH</sub>	V <sub>DD</sub>	Asserted	Hi-Z	
V <sub>DDEH</sub>	V <sub>DD</sub>	Negated	Functional	

The values in Table 7 and Table 8 do not include the effect of the weak-pull devices on the output pins during power up.

Before exiting the internal POR state, the voltage on the pins go to a high-impedance state until POR negates. When the internal POR negates, the functional state of the signal during reset applies and the weak-pull devices

(up or down) are enabled as defined in the device reference manual. If  $V_{DD}$  is too low to correctly propagate the logic signals, the weak-pull devices can pull the signals to  $V_{DDE}$  and  $V_{DDEH}$ .





- $^{2}$  | V<sub>DDA0</sub> V<sub>DDA1</sub> | must be < 0.1 V.
- $^{3}$  V<sub>PP</sub> can drop to 3.0 V during read operations.
- <sup>4</sup> If standby operation is not required, connect V<sub>STBY</sub> to ground.
- <sup>5</sup> Applies to CLKOUT, external bus pins, and Nexus pins.
- <sup>6</sup> Maximum average RMS DC current.
- <sup>7</sup> Average current measured on automotive benchmark.
- <sup>8</sup> Peak currents can be higher on specialized code.
- <sup>9</sup> High use current measured while running optimized SPE assembly code with all code and data 100% locked in cache (0% miss rate) with all channels of the eMIOS and eTPU running autonomously, plus the eDMA transferring data continuously from SRAM to SRAM. Higher currents are possible if an "idle" loop that crosses cache lines is run from cache. Write code that avoids this condition.
- <sup>10</sup> The current specification relates to average standby operation after SRAM has been loaded with data. For power up current see Section 3.7, "Power-Up/Down Sequencing", Figure 2.
- <sup>11</sup> Power requirements for the V<sub>DD33</sub> supply depend on the frequency of operation, load of all I/O pins, and the voltages on the I/O segments. Refer to Table 11 for values to calculate the power dissipation for a specific operation.
- <sup>12</sup> Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. Refer to Table 10 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- $^{13}$  Absolute value of current, measured at  $V_{IL}$  and  $V_{IH}.$
- <sup>14</sup> Weak pullup/down inactive. Measured at  $V_{DDE} = 3.6$  V and  $V_{DDEH} = 5.25$  V. Applies to pad types: pad\_fc, pad\_sh, and pad\_mh.
- <sup>15</sup> Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 °C to 12 °C, in the ambient temperature range of 50 °C to 125 °C. Applies to pad types: pad\_a and pad\_ae.
- $^{16}$  V<sub>SSA</sub> refers to both V<sub>SSA0</sub> and V<sub>SSA1</sub>. | V<sub>SSA0</sub> V<sub>SSA1</sub> | must be < 0.1 V.
- <sup>17</sup> Up to 0.6 V during power up and power down.



### 3.8.1 I/O Pad Current Specifications

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a segment. The output pin current can be calculated from Table 10 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 10.

Spec	Pad Type	Symbol	Frequency (MHz)	Load <sup>2</sup> (pF)	Voltage (V)	Drive Select / Slew Rate Control Setting	Current (mA)
1			25	50	5.25	11	8.0
2	Slow		10	50	5.25	01	3.2
3	SIOW	<sup>I</sup> DRV_SH	2	50	5.25	00	0.7
4			2	200	5.25	00	2.4
5			50	50	5.25	11	17.3
6	Modium		20	50	5.25	01	6.5
7	Medium	'DRV_MH	3.33	50	5.25	00	1.1
8			3.33	200	5.25	00	3.9
9			66	10	3.6	00	2.8
10			66	20	3.6	01	5.2
11			66	30	3.6	10	8.5
12	-		66	50	3.6	11	11.0
13			66	10	1.98	00	1.6
14			66	20	1.98	01	2.9
15			66	30	1.98	10	4.2
16			66	50	1.98	11	6.7
17			56	10	3.6	00	2.4
18			56	20	3.6	01	4.4
19			56	30	3.6	10	7.2
20	Fact		56	50	3.6	11	9.3
21	Tast	<sup>I</sup> DRV_FC	56	10	1.98	00	1.3
22			56	20	1.98	01	2.5
23			56	30	1.98	10	3.5
24			56	50	1.98	11	5.7
25			40	10	3.6	00	1.7
26	-		40	20	3.6	01	3.1
27			40	30	3.6	10	5.1
28			40	50	3.6	11	6.6
29			40	10	1.98	00	1.0
30			40	20	1.98	01	1.8
31			40	30	1.98	10	2.5
32			40	50	1.98	11	4.0

Table 10. I/O Pad Average DC Current	(T <sub>A</sub> =	T <sub>L</sub> to '	Т <sub>Н</sub> ) <sup>1</sup>
--------------------------------------	-------------------	---------------------	-------------------------------

<sup>1</sup> These values are estimates from simulation and are not tested. Currents apply to output pins only.

<sup>2</sup> All loads are lumped.



Spec	Pad	SRC / DSC (binary)	Out Delay <sup>2, 3, 4</sup> (ns)	Rise / Fall <sup>4, 5</sup> (ns)	Load Drive (pF)
3		00	3.1	2.7	10
	Fast	01		2.5	20
		10		2.4	30
		11		2.3	50
4	Pullup/down (3.6 V max)	—	—	7500	50
5	Pullup/down (5.5 V max)	—	—	9000	50

### Table 17. Pad AC Specifications ( $V_{DDEH} = 5.0 \text{ V}$ , $V_{DDE} = 1.8 \text{ V}$ )<sup>1</sup> (continued)

<sup>1</sup> These are worst-case values that are estimated from simulation (not tested). The values in the table are simulated at:

 $V_{DD} = 1.35 - 1.65 \text{ V}; V_{DDE} = 1.62 - 1.98 \text{ V}; V_{DDEH} = 4.5 - 5.25 \text{ V}; V_{DD33} \text{ and } V_{DDSYN} = 3.0 - 3.6 \text{ V}; \text{ and } T_A = T_L \text{ to } T_H.$ 

<sup>2</sup> This parameter is supplied for reference and is guaranteed by design (not tested).

<sup>3</sup> The output delay is shown in Figure 4. To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.

<sup>4</sup> The output delay and rise and fall are measured to 20% or 80% of the respective signal.

<sup>5</sup> This parameter is guaranteed by characterization rather than 100% tested.

Spec	Pad	SRC/DSC (binary)	Out Delay <sup>2, 3, 4</sup> (ns)	Rise / Fall <sup>3, 5</sup> (ns)	Load Drive (pF)
			39	23	50
			120	87	200
1	Slow high voltage (SH)	01	101	52	50
1	Slow high voltage (Sh)	01	188	111	200
		00	507	248	50
		00	597	312	200
		11	23	12	50
			64	44	200
2	Modium high voltage (MH)	01	101         52           188         111           507         248           597         312           23         12           64         44           50         22           90         50           261         123           305         156           2.4         2.2	22	50
2	wedum nigh voltage (win)	01	90	50	200
		00	261	50	
		00	305	156	200
		00		2.4	10
2	East	01	2.0	2.2	20
3	Fasi	10	3.2	2.1	30
		11		2.1	50
4	Pullup/down (3.6 V max)	—	—	7500	50
5	Pullup/down (5.5 V max)	_	_	9500	50

### Table 18. Derated Pad AC Specifications ( $V_{DDEH} = 3.3 \text{ V}, V_{DDE} = 3.3 \text{ V}$ )<sup>1</sup>

<sup>1</sup> These are worst-case values that are estimated from simulation (not tested). The values in the table are simulated at:  $V_{DD} = 1.35-1.65 \text{ V}; V_{DDE} = 3.0-3.6 \text{ V}; V_{DDEH} = 3.0-3.6 \text{ V}; V_{DD33} \text{ and } V_{DDSYN} = 3.0-3.6 \text{ V}; \text{ and } T_A = T_L \text{ to } T_H.$ 

<sup>2</sup> This parameter is supplied for reference and guaranteed by design (not tested).





Figure 6. JTAG Test Clock Input Timing



Figure 7. JTAG Test Access Port Timing





Figure 9. JTAG Boundary Scan Timing



### 3.13.3 Nexus Timing

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	MCKO cycle time	t <sub>MCYC</sub>	2 <sup>2</sup>	8	t <sub>CYC</sub>
2	MCKO duty cycle	t <sub>MDC</sub>	40	60	%
3	MCKO low to MDO data valid <sup>3</sup>	t <sub>MDOV</sub>	-1.5	3.0	ns
4	MCKO low to MSEO data valid <sup>3</sup>	t <sub>MSEOV</sub>	-1.5	3.0	ns
5	MCKO low to EVTO data valid <sup>3</sup>	t <sub>EVTOV</sub>	-1.5	3.0	ns
6	EVTI pulse width	t <sub>EVTIPW</sub>	4.0	—	t <sub>TCYC</sub>
7	EVTO pulse width	t <sub>EVTOPW</sub>	1	—	t <sub>MCYC</sub>
8	TCK cycle time	t <sub>TCYC</sub>	4 <sup>4</sup>	—	t <sub>CYC</sub>
9	TCK duty cycle	t <sub>TDC</sub>	40	60	%
10	TDI, TMS data setup time	t <sub>NTDIS</sub> , t <sub>NTMSS</sub>	8	—	ns
11	TDI, TMS data hold time	t <sub>NTDIH</sub> , t <sub>NTMSH</sub>	5	—	ns
	TCK low to TDO data valid	t <sub>JOV</sub>			
12	V <sub>DDE</sub> = 2.25–3.0 V		0	12	ns
	V <sub>DDE</sub> = 3.0–3.6 V		0	10	ns
13	RDY valid to MCKO <sup>5</sup>	—	_	—	—

Table 21. Nexus Debug Port Timing<sup>1</sup>

<sup>1</sup> JTAG specifications apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V<sub>DD</sub> = 1.35–1.65 V, V<sub>DDE</sub> = 2.25–3.6 V, V<sub>DE</sub> = 2.25–3.6 V, V

 $V_{DD33}$  and  $V_{DDSYN} = 3.0-3.6$  V,  $T_A = T_L$  to  $T_H$ , and CL = 30 pF with DSC = 0b10.

<sup>2</sup> The Nexus AUX port runs up to 82 MHz.

 $^3$  MDO,  $\overline{\text{MSEO}}$ , and  $\overline{\text{EVTO}}$  data is held valid until the next MCKO low cycle occurs.

- <sup>4</sup> Limit the maximum frequency to approximately 16 MHz ( $V_{DDE}$  = 2.25–3.0 V) or 20 MHz ( $V_{DDE}$  = 3.0–3.6 V) to meet the timing specification for  $t_{JOV}$  of [0.2 x  $t_{JCYC}$ ] as outlined in the IEEE-ISTO 5001-2003 specification.
- <sup>5</sup> The RDY pin timing is asynchronous to MCKO and is guaranteed by design to function correctly.



Figure 10. Nexus Output Timing







Figure 13. Synchronous Output Timing







Figure 15. External Interrupt Timing

### 3.13.6 eTPU Timing

Table 24. eTPU Timing <sup>1</sup>

Spec	Characteristic	Symbol	Min.	Мах	Unit
1	eTPU input channel pulse width	t <sub>ICPW</sub>	4	_	t <sub>CYC</sub>
2	eTPU output channel pulse width	t <sub>OCPW</sub>	2 <sup>2</sup>		t <sub>CYC</sub>

<sup>1</sup> eTPU timing specified at:  $V_{DDEH} = 3.0-5.25$  V and  $T_A = T_L$  to  $T_H$ .

<sup>2</sup> This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).



Figure 16. eTPU Timing







Figure 24. DSPI Modified Transfer Format Timing—Slave, CPHA = 0



Figure 25. DSPI Modified Transfer Format Timing—Slave, CPHA = 1



Figure 26. DSPI PCS Strobe (PCSS) Timing



#### Mechanicals

14	15	16	17	18	19	20	21	22	23	24	25	26	
VSSA0	AN15	ETRIG 1	ETPUB 18	ETPUB 20	ETPUB 24	ETPUB 27	GPIO 205	MDO11	MDO8	VDD	VDD33	VSS	A
VSSA0	AN14	ETRIG 0	ETPUB 21	ETPUB 25	ETPUB 28	ETPUB 31	MDO10	MDO7	MDO4	MDO0	VSS	VDDE7	В
VDDA0	AN13	ETPUB 19	ETPUB 22	ETPUB 26	ETPUB 30	MDO9	MDO6	MDO3	MDO1	VSS	VDDE7	VDD	С
VDDEH 9	AN12	ETPUB 16	ETPUB 17	ETPUB 23	ETPUB 29	MDO5	MDO2	VDDEH 8	VSS	VDDE7	ТСК	TDI	D
									VDDE7	TMS	TDO	TEST	Е
									MSEO0	JCOMP	EVTI	EVTO	F
									MSEO1	МСКО	GPIO 204	ETPUB 15	G
									RDY	GPIO 203	ETPUB 14	ETPUB 13	Н
									VDDEH 6	ETPUB 12	ETPUB 11	ETPUB 9	J
VDDE7	VDDE7	VDDE7	VDDE7						ETPUB 10	ETPUB 8	ETPUB 7	ETPUB 5	к
VSS	VSS	VSS	VDDE7						ETPUB 6	ETPUB 4	ETPUB 3	ETPUB 2	L
VSS	VSS	VSS	VDDE7						TCRCLK B	ETPUB 1	ETPUB 0	SINB	М
VSS	VSS	VSS	VDDE7						SOUTB	PCSB3	PCSB0	PCSB1	Ν
VSS	VSS	VSS	VSS						PCSA3	PCSB4	SCKB	PCSB2	Ρ
VSS	VSS	VSS	VSS						PCSB5	SOUTA	SINA	SCKA	R
VDDE2	VDDE2	VSS	VSS						PCSA1	PCSA0	PCSA2	VPP	т
VDDE2	VDDE2	VSS	VSS						PCSA4	TXDA	PCSA5	VFLASH	U
									CNTXC	RXDA	RSTOUT	RST CFG	V
									RXDB	CNRXC	TXDB	RESET	W
I	Note:	NC	No co	nnect.	AC22 8	AD23	reserve	ed	WKP CFG	BOOT CFG1	VRC VSS	VSS SYN	Y
									VDDEH 6	PLL CFG1	BOOT CFG0	EXTAL	AA
									VDD	VRC CTL	PLL CFG0	XTAL	AB
DATA 12	DATA 14	EMIOS 2	EMIOS 8	EMIOS 12	EMIOS 21	VDDEH 4	VDDE5	NC	VSS	VDD	VRC33	VDD SYN	AC
DATA 15	EMIOS 3	EMIOS 6	EMIOS 10	EMIOS 15	EMIOS 17	EMIOS 22	CNTXA	VDDE5	NC	VSS	VDD	VDD33	AD
BG	EMIOS 1	EMIOS 5	EMIOS 9	EMIOS 13	EMIOS 16	EMIOS 19	EMIOS 23	CNRXA	VDDE5	CLKOUT	VSS	VDD	AE
BB	EMIOS 0	EMIOS 4	EMIOS 7	EMIOS 11	EMIOS 14	EMIOS 18	EMIOS 20	CNTXB	CNRXB	VDDE5	ENG CLK	VSS	AF
14	15	16	17	18	19	20	21	22	23	24	25	26	
Figure 30. MPC5553546667 416 Package Right Side (view 2 of 2)													

Figure 31. MPC5567 416 Package







DETAIL K (ROTATED 90' CLOCKWISE)

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DIMENSION & IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
- 4. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMENT NO	): 98ARS23882W	REV: D
208 I/O MAP BGA, 17 X 17 PKG 1-MM PITCH		CASE NUMBER	02 AUG 2005	
	STANDARD: JE	DEC MO-151 AAF-1		

### Figure 32. MPC55 208 MAP BGA Package (continued)



NOTES:

4

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

© FREE	ESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	416 I/O. PB	IGA	DOCUMENT NO	): 98ARE10523D	REV: A
	27 X 27 PK	<g,< th=""><td>CASE NUMBER</td><td>2: 1494–01</td><td>13 JUL 2005</td></g,<>	CASE NUMBER	2: 1494–01	13 JUL 2005
	1 MM PITCH (O	MPAC)	STANDARD: JE	DEC MS-034 AAL-1	

### Figure 34. MPC5554 416 TEPBGA Package (continued)



### **Revision History for the MPC5554 Data Sheet**

### Table 28. Changes Between Rev. 2.0 and 3.0 (continued)

Location	Description of Changes
Section 3.7	, "Power-Up/Down Sequencing
	Last paragraph: Changed the first sentence FROM , , , the voltage on the pins goes to high-impedance until TO the pins go to a high-impedance state until
Section 3.7	.3, "Power-Down Sequence (VRC33 Grounded)"
	Last sentence: Changed from: 'This ensures that the digital 1.5 V logic, which is reset by the ORed POR only and can cause the 1.5 V supply to decrease below its specification, is reset properly.' To: 'This ensures that the digital 1.5 V logic, which is reset only by an ORed POR and can cause the 1.5 V supply to decrease less than its specification, resets correctly.'
Section 4.1	, "MPC5553546667 416 PBGA Pinout"
	Added the following NOTE before the 416 BGA Map: NOTE
	The MPC5500 devices are pin compatible for software portability and use the primary function names to label the pins in the BGA diagram. Although some devices do not support all the primary functions shown in the BGA diagram, the muxed and GPIO signals on those pins remain available. See the signals chapter in the device reference manual for the signal muxing.
Table 5 (ES	D Ratings ,) ESD Ratings:
	<ul> <li>Changed footnote 2 from:</li> <li>'Device failure is defined as: 'If after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete DC parametric and functional testing will be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.'</li> <li>to:</li> <li>Device failure is defined as: 'If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature.</li> </ul>
Table 6 (V <sub>F</sub>	C and POR Electrical Specifications) VCR/POR Electrical Specifications:
	<ul> <li>Added footnote 1 to specs 1, 2, and 3 that reads: The internal POR signals are V<sub>POR15</sub>, V<sub>POR33</sub>, and V<sub>POR5</sub>. On power up, assert RESET before the internal POR negates. RESET must remain asserted until the power supplies are within the operating conditions as specified in Table 9 DC Electrical Specifications. On power down, assert RESET before any power supplies fall outside the operating conditions and until the internal POR asserts.</li> <li>Reformatted columns.</li> </ul>
Table 9 (DC	Electrical Specifications ( $T_A = T_{L to} T_H$ )) DC Electrical Specifications:
_	<ul> <li>Added footnote that reads: V<sub>DDE2</sub> and V<sub>DDE3</sub> are limited to 2.25–3.6 V only if SIU_ECCR[EBTS] = 0; V<sub>DDE2</sub> and V<sub>DDE3</sub> have a range of 1.6–3.6 V if SIU_ECCR[EBTS] =1.</li> <li>Added (T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>) to the table title.</li> </ul>
Table 14 (F	lash Program and Erase Specifications ( $T_A = T_L$ to $T_H$ )) Flash Program and Erase Specifications ( $T_A = T_L$ to $T_H$ )
	<ul> <li>Footnote 1, Changed 'Typical program and erase times assume nominal supply values and operation at 25 °C' to 'Typical program and erase times are calculated at 25 °C operating temperature using nominal supply values'</li> </ul>
Table 17 (P	ad AC Specifications (VDDEH = 5.0 V, VDDE = 1.8 V)) Pad AC Specifications (V <sub>DDEH</sub> = 5.0 V, V <sub>DDE</sub> = 1.8 V)
	• Footnote 1, changed 'V <sub>DDEH</sub> = 4.5–5.5;' to 'V <sub>DDEH</sub> = 4.5–5.25;'
Table 19 (F	Reset and Configuration Pin Timing) Reset and Configuration Pin Timing:
	• Footnote 1: Removed V <sub>DD</sub> = 1.35–1.65 V.



THIS PAGE IS INTENTIONALLY BLANK