

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 15x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-WFQFN Exposed Pad
Supplier Device Package	20-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb10f2i-a-qfn20r

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- · 16-bit time base
- · Programmable clock divisor and clock source selection
- · Up to three independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- · Output polarity control
- · Frequency output mode
- · Capture on rising, falling or any edge
- · Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0

Timers (Timer 0, Timer 1, Timer 2, and Timer 3)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- · Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- · 16-bit counter/timer mode
- · Dual 8-bit counter/timer mode (Timer 0)

Timer 2 and Timer 3 are 16-bit timers including the following features:

- Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- · 16-bit auto-reload timer mode
- · Dual 8-bit auto-reload timer mode
- External pin capture (Timer 2)
- · LFOSC0 capture (Timer 3)

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- · Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- · 8- or 9-bit data.
- · Automatic start and stop generation.
- Single-byte FIFO on transmit and receive.

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

The SPI module includes the following features:

- Supports 3- or 4-wire operation in master or slave modes.
- Supports external clock frequencies up to SYSCLK / 2 in master mode and SYSCLK / 10 in slave mode.
- · Support for four clock phase and polarity options.
- · 8-bit dedicated clock clock rate generator.
- · Support for multiple masters on the same data lines.

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- Support for master, slave, and multi-master modes.
- · Hardware synchronization and arbitration for multi-master mode.
- Clock low extending (clock stretching) to interface with faster masters.
- · Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- Ability to inhibit all slave states.
- · Programmable data setup/hold times.

16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial
- · Byte-level bit reversal
- · Automatic CRC of flash contents on one or more 256-byte blocks
- Initial seed selection of 0x0000 or 0xFFFF

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- · The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- · Power-on reset
- · External reset pin
- · Comparator reset
- Software-triggered reset
- · Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset

3.9 Debugging

The EFM8BB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

4.1.7 ADC

Table 4.7. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}	12 Bit Mode		12		Bits
		10 Bit Mode		10		Bits
Throughput Rate	f _S	12 Bit Mode	_	_	200	ksps
(High Speed Mode)		10 Bit Mode	_	_	800	ksps
Throughput Rate	f _S	12 Bit Mode	_	_	62.5	ksps
(Low Power Mode)		10 Bit Mode	_	_	250	ksps
Tracking Time	t _{TRK}	High Speed Mode	230	_	_	ns
		Low Power Mode	450	_	_	ns
Power-On Time	t _{PWR}		1.2	_	_	μs
SAR Clock Frequency	f _{SAR}	High Speed Mode,	_	_	6.25	MHz
		Reference is 2.4 V internal				
		High Speed Mode,	_	_	12.5	MHz
		Reference is not 2.4 V internal				
		Low Power Mode	_	_	4	MHz
Conversion Time	t _{CNV}	10-Bit Conversion,		1.1		μs
		SAR Clock = 12.25 MHz,				
		System Clock = 24.5 MHz.				
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5	_	pF
		Gain = 0.5	_	2.5	_	pF
Input Pin Capacitance	C _{IN}		_	20	_	pF
Input Mux Impedance	R _{MUX}		_	550	_	Ω
Voltage Reference Range	V _{REF}		1	_	V _{DD}	V
Input Voltage Range*	V _{IN}	Gain = 1	0	_	V _{REF}	V
		Gain = 0.5	0	_	2xV _{REF}	V
Power Supply Rejection Ratio	PSRR _{ADC}		_	70	_	dB
DC Performance					l	
Integral Nonlinearity	INL	12 Bit Mode	_	±1	±2.3	LSB
		10 Bit Mode	<u> </u>	±0.2	±0.6	LSB
Differential Nonlinearity (Guaran-	DNL	12 Bit Mode	-1	±0.7	1.9	LSB
teed Monotonic)		10 Bit Mode	_	±0.2	±0.6	LSB
Offset Error	E _{OFF}	12 Bit Mode, VREF = 1.65 V	-3	0	3	LSB
		10 Bit Mode, VREF = 1.65 V	-2	0	2	LSB
Offset Temperature Coefficient	TC _{OFF}		_	0.004	_	LSB/°C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Slope Error	E _M	12 Bit Mode	_	±0.02	±0.1	%
		10 Bit Mode	_	±0.06	±0.24	%
Dynamic Performance 10 kHz Si	ne Wave Inp	out 1dB below full scale, Max throug	hput, using	AGND pin		
Signal-to-Noise	SNR	12 Bit Mode	61	66	_	dB
		10 Bit Mode	53	60	_	dB
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	61	66	_	dB
		10 Bit Mode	53	60	_	dB
Total Harmonic Distortion (Up to	THD	12 Bit Mode	_	71	_	dB
5th Harmonic)		10 Bit Mode	_	70	_	dB
Spurious-Free Dynamic Range	SFDR	12 Bit Mode	_	-79	_	dB
		10 Bit Mode	_	-74	_	dB

4.1.8 Voltage Reference

Table 4.8. Voltage Reference

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Internal Fast Settling Reference						
Output Voltage	V _{REFFS}	1.65 V Setting	1.62	1.65	1.68	V
(Full Temperature and Supply Range)		2.4 V Setting, V _{DD} ≥ 2.6 V	2.35	2.4	2.45	V
Temperature Coefficient	TC _{REFFS}		_	50	_	ppm/°C
Turn-on Time	t _{REFFS}		_	_	1.5	μs
Power Supply Rejection	PSRR _{REF} FS		_	400	_	ppm/V
External Reference		1	1	1	1	
Input Current	I _{EXTREF}	Sample Rate = 800 ksps; VREF = 3.0 V	_	5	_	μА

^{1.} Absolute input pin voltage is limited by the $\ensuremath{V_{DD}}$ supply.

4.1.9 Temperature Sensor

Table 4.9. Temperature Sensor

Symbol	Test Condition	Min	Тур	Max	Unit
V _{OFF}	T _A = 0 °C	_	757	_	mV
E _{OFF}	T _A = 0 °C	_	17	_	mV
М		_	2.85	_	mV/°C
E _M		_	70	_	μV/°C
		_	0.5	_	°C
		_	1.8	_	μs
	V _{OFF} E _{OFF} M	V _{OFF} T _A = 0 °C E _{OFF} T _A = 0 °C M	V _{OFF} T _A = 0 °C — E _{OFF} T _A = 0 °C — M —	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Note:

4.1.10 1.8 V Internal LDO Voltage Regulator

Table 4.10. 1.8V Internal LDO Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Voltage	V _{OUT_1.8V}		1.74	1.8	1.85	V

^{1.} Represents one standard deviation from the mean.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Negative Hysteresis	HYS _{CP} -	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	_	-4	_	mV
		CPHYN = 10	_	-8	_	mV
		CPHYN = 11	_	-16	_	mV
Input Range (CP+ or CP-)	V _{IN}		-0.25	_	V _{DD} +0.25	V
Input Pin Capacitance	C _{CP}		_	7.5	_	pF
Common-Mode Rejection Ratio	CMRR _{CP}		_	70	_	dB
Power Supply Rejection Ratio	PSRR _{CP}		_	72	_	dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-10	0	10	mV
Input Offset Tempco	TC _{OFF}		_	3.5	_	μV/°C

4.1.13 SMBus

Table 4.13. SMBus Peripheral Timing Performance (Master Mode)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard Mode (100 kHz Class)						
I2C Operating Frequency	f _{I2C}		0	_	70 ²	kHz
SMBus Operating Frequency	f _{SMB}		40 ¹	_	70 ²	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		9.4	_	_	μs
Hold Time After (Repeated) START Condition	t _{HD:STA}		4.7	_	_	μs
Repeated START Condition Setup Time	t _{SU:STA}		9.4	_	_	μs
STOP Condition Setup Time	t _{SU:STO}		9.4	_	_	μs
Data Hold Time	t _{HD:DAT}		489 ³	_	_	ns
Data Setup Time	t _{SU:DAT}		448 ³	_	_	ns
Detect Clock Low Timeout	t _{TIMEOUT}		25	_	_	ms
Clock Low Period	t _{LOW}		4.7	_	_	μs
Clock High Period	t _{HIGH}		9.4	_	50 ⁴	μs
Fast Mode (400 kHz Class)						
I2C Operating Frequency	f _{I2C}		0	_	255 ²	kHz
SMBus Operating Frequency	f _{SMB}		40 ¹	_	255 ²	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		2.6	_	_	μs
Hold Time After (Repeated) START Condition	t _{HD:STA}		1.3	_	_	μs
Repeated START Condition Setup Time	t _{SU:STA}		2.6	_	_	μs
STOP Condition Setup Time	t _{SU:STO}		2.6	_	_	μs
Data Hold Time	t _{HD:DAT}		489 ³	_	_	ns
Data Setup Time	t _{SU:DAT}		448 ³	_	_	ns
Detect Clock Low Timeout	tтімеоит		25	_	_	ms
Clock Low Period	t _{LOW}		1.3	_	_	μs
Clock High Period	t _{HIGH}		2.6	_	50 ⁴	μs

4.2 Thermal Conditions

Table 4.15. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance (Junction to	θ_{JA}	SOIC-16 Packages	_	70	_	°C/W
Ambient)		QFN-20 Packages	_	60	_	°C/W
		QSOP-24 Packages	_	65	_	°C/W
Thermal Resistance (Junction to Case)	θ _{JC}	QFN-20 Packages	_	28.86	_	°C/W

Note:

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.16 Absolute Maximum Ratings on page 26 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.16. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C
Storage Temperature	T _{STG}		-65	150	°C
Voltage on VDD	V _{DD}		GND-0.3	4.2	V
Voltage on I/O pins or RST	V _{IN}	V _{DD} ≥ 3.3 V	GND-0.3	5.8	V
		V < 3.3 V	GND-0.3	V _{DD} +2.5	V
Total Current Sunk into Supply Pin	I _{VDD}		_	200	mA DD
Total Current Sourced out of Ground Pin	I _{GND}		200	_	mA
Current Sourced or Sunk by Any I/O Pin or RSTb	I _{IO}		-100	100	mA
Operating Junction Temperature	TJ	T _A = -40 °C to 85 °C	-40	105	°C
		T _A = -40 °C to 125 °C (I-grade or A-grade parts only)	-40	130	°C

^{1.} Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

6. Pin Definitions

6.1 EFM8BB1x-QSOP24 Pin Definitions




Figure 6.1. EFM8BB1x-QSOP24 Pinout

Table 6.1. Pin Definitions for EFM8BB1x-QSOP24

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	N/C	No Connection			
2	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
				INT1.2	CMP0N.2

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
3	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
					AGND
4	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0
					VREF
5	GND	Ground			
6	VDD	Supply Power Input			
7	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
8	P2.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
9	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.15
					CMP1P.7
					CMP1N.7
10	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.14
					CMP1P.6
					CMP1N.6
11	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
					CMP1P.5
					CMP1N.5
12	P2.1	Multifunction I/O			
13	N/C	No Connection			
14	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP1P.4
					CMP1N.4
15	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CMP1P.3
					CMP1N.3
16	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CMP1P.2
					CMP1N.2




Figure 6.2. EFM8BB1x-QFN20 Pinout

Table 6.2. Pin Definitions for EFM8BB1x-QFN20

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
1	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
					AGND
2	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0
					VREF

Dimension	Min	Тур	Max
aaa		0.20	
bbb		0.18	
ccc		0.10	
ddd		0.10	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MO-137, variation AE.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 QSOP24 Package Marking



Figure 7.3. QSOP24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Dimension	Min	Тур	Max
Е	3.00 BSC		
E2	1.60	1.70	1.80
f	2.50 BSC		
L	0.30	0.40	0.50
К	0.25 REF		
R	0.09	0.125	0.15
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. The drawing complies with JEDEC MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.2 QFN20 PCB Land Pattern




Figure 8.2. QFN20 PCB Land Pattern Drawing

Table 8.2. QFN20 PCB Land Pattern Dimensions

Dimension	Min	Max	
C1	3.10		
C2	3.10		
С3	2.50		
C4	2.50		
E	0.50		
X1	0.30		
X2	0.25	0.35	
Х3	1.80		
Y1	0.90		
Y2	0.25	0.35	
Y3	1.80		

Dimension	Min	Тур	Max
h	0.25	_	0.50
θ	0°	_	8°
aaa	0.10		
bbb	0.20		
ccc	0.10		
ddd	0.25		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.3 SOIC16 Package Marking



Figure 9.3. SOIC16 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

10. Revision History

10.1 Revision 1.5

October 7th, 2016

Added A-grade parts.

Added specifications for 4.1.13 SMBus.

Added bootloader pinout information to 3.10 Bootloader.

Added CRC Calculation Time to 4.1.4 Flash Memory.

Added Thermal Resistance (Junction to Case) for QFN20 packages to 4.2 Thermal Conditions.

Added a note linking to the Typical VOH and VOL Performance graphs in 4.1.12 Port I/O.

Added 4.1.10 1.8 V Internal LDO Voltage Regulator.

Added a note to 3.1 Introduction referencing the Reference Manual.

10.2 Revision 1.4

April 22nd, 2016

Added a reference to AN945: EFM8 Factory Bootloader User Guide in 3.10 Bootloader.

Added I-grade devices.

Added a note that all GPIO values are undefined when VDD is below 1 V to 4.1.1 Recommended Operating Conditions.

Adjusted the Total Current Sunk into Supply Pin and Total Current Sourced out of Ground Pin specifications in 4.3 Absolute Maximum Ratings.

10.3 Revision 1.3

January 7th, 2016

Added 5.2 Debug.

Updated 3.10 Bootloader to include information about the bootloader implementation.

10.4 Revision 1.2


Updated Port I/O specifications in 4.1.12 Port I/O to include new V_{OL} specifications.

Added a note to Table 4.3 Reset and Supply Monitor on page 15 regarding guaranteed operation.

Updated package diagram and landing diagram specifications for the QFN20 package.

10.5 Revision 1.1

Initial release.





loT Portfolio www.silabs.com/loT



SW/HW www.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZRadio®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA