




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | CIP-51 8051                                                                                                                                               |
| Core Size                  | 8-Bit                                                                                                                                                     |
| Speed                      | 25MHz                                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, SMBus, SPI, UART/USART                                                                                                                  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                     |
| Number of I/O              | 16                                                                                                                                                        |
| Program Memory Size        | 8KB (8K x 8)                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | -                                                                                                                                                         |
| RAM Size                   | 512 x 8                                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V                                                                                                                                               |
| Data Converters            | A/D 15x12b                                                                                                                                                |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 20-UFQFN Exposed Pad                                                                                                                                      |
| Supplier Device Package    | 20-QFN (3x3)                                                                                                                                              |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm8bb10f8g-a-qfn20">https://www.e-xfl.com/product-detail/silicon-labs/efm8bb10f8g-a-qfn20</a> |

## 3. System Overview

### 3.1 Introduction




Figure 3.1. Detailed EFM8BB1 Block Diagram

This section describes the EFM8BB1 family at a high level. For more information on each module including register definitions, see the EFM8BB1 Reference Manual.

### 3.5 Counters/Timers and PWM

#### Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- Up to three independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- Capture on rising, falling or any edge
- Compare function for arbitrary waveform generation
- Software timer (internal compare) mode
- Can accept hardware “kill” signal from comparator 0

#### Timers (Timer 0, Timer 1, Timer 2, and Timer 3)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2 and Timer 3 are 16-bit timers including the following features:

- Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- External pin capture (Timer 2)
- LFOSC0 capture (Timer 3)

#### Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- Programmable timeout interval
- Runs from the low-frequency oscillator
- Lock-out feature to prevent any modification until a system reset

## 3.7 Analog

### 12-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12-, 10-, and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 16 external inputs.
- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 200 ksps samples per second in 12-bit mode or 800 ksps samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- Includes an internal fast-settling reference with two levels (1.65 V and 2.4 V) and support for external reference and signal ground.
- Integrated temperature sensor.

### Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- Up to 8 external positive inputs.
- Up to 8 external negative inputs.
- Additional input options:
  - Internal connection to LDO output.
  - Direct connection to GND.
- Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and  $\pm 20$  mV
- Programmable response time.
- Interrupts generated on rising, falling, or both edges.

### 3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- External reset pin
- Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- Watchdog timer reset
- Missing clock detector reset
- Flash error reset

### 3.9 Debugging

The EFM8BB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.


### 3.10 Bootloader

All devices come pre-programmed with a UART bootloader. This bootloader resides in the code security page, which is the last last page of code flash; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website ([www.silabs.com/8bit-appnotes](http://www.silabs.com/8bit-appnotes)) or within Simplicity Studio by using the [Application Notes] tile.



**Figure 3.2. Flash Memory Map with Bootloader—8 KB Devices**

**Table 3.2. Summary of Pins for Bootloader Communication**

| Bootloader | Pins for Bootload Communication |
|------------|---------------------------------|
| UART       | TX – P0.4                       |
|            | RX – P0.5                       |

**Table 3.3. Summary of Pins for Bootload Mode Entry**

| Device Package | Pin for Bootload Mode Entry |
|----------------|-----------------------------|
| QSOP24         | P2.0 / C2D                  |
| QFN20          | P2.0 / C2D                  |
| SOIC16         | P2.0 / C2D                  |

## 4.1.2 Power Consumption


**Table 4.2. Power Consumption**

| Parameter                                                                               | Symbol      | Test Condition                                          | Min | Typ  | Max  | Unit          |
|-----------------------------------------------------------------------------------------|-------------|---------------------------------------------------------|-----|------|------|---------------|
| <b>Digital Core Supply Current (G-grade devices, -40 °C to +85 °C)</b>                  |             |                                                         |     |      |      |               |
| Normal Mode—Full speed with code executing from flash                                   | $I_{DD}$    | $F_{SYSCLK} = 24.5 \text{ MHz}^2$                       | —   | 4.45 | 4.85 | mA            |
|                                                                                         |             | $F_{SYSCLK} = 1.53 \text{ MHz}^2$                       | —   | 915  | 1150 | $\mu\text{A}$ |
|                                                                                         |             | $F_{SYSCLK} = 80 \text{ kHz}^3$ , $T_A = 25 \text{ °C}$ | —   | 250  | 290  | $\mu\text{A}$ |
|                                                                                         |             | $F_{SYSCLK} = 80 \text{ kHz}^3$                         | —   | 250  | 380  | $\mu\text{A}$ |
| Idle Mode—Core halted with peripherals running                                          | $I_{DD}$    | $F_{SYSCLK} = 24.5 \text{ MHz}^2$                       | —   | 2.05 | 2.3  | mA            |
|                                                                                         |             | $F_{SYSCLK} = 1.53 \text{ MHz}^2$                       | —   | 550  | 700  | $\mu\text{A}$ |
|                                                                                         |             | $F_{SYSCLK} = 80 \text{ kHz}^3$ , $T_A = 25 \text{ °C}$ | —   | 125  | 130  | $\mu\text{A}$ |
|                                                                                         |             | $F_{SYSCLK} = 80 \text{ kHz}^3$                         | —   | 125  | 200  | $\mu\text{A}$ |
| Stop Mode—Core halted and all clocks stopped, Internal LDO On, Supply monitor off.      | $I_{DD}$    | $T_A = 25 \text{ °C}$                                   | —   | 105  | 120  | $\mu\text{A}$ |
|                                                                                         |             | $T_A = -40 \text{ to } +85 \text{ °C}$                  | —   | 105  | 170  | $\mu\text{A}$ |
| Shutdown Mode—Core halted and all clocks stopped, Internal LDO Off, Supply monitor off. | $I_{DD}$    |                                                         | —   | 0.2  | —    | $\mu\text{A}$ |
| <b>Digital Core Supply Current (I-grade or A-grade devices, -40 °C to +125 °C)</b>      |             |                                                         |     |      |      |               |
| Normal Mode—Full speed with code executing from flash                                   | $I_{DD}$    | $F_{SYSCLK} = 24.5 \text{ MHz}^2$                       | —   | 4.45 | 5.25 | mA            |
|                                                                                         |             | $F_{SYSCLK} = 1.53 \text{ MHz}^2$                       | —   | 915  | 1600 | $\mu\text{A}$ |
|                                                                                         |             | $F_{SYSCLK} = 80 \text{ kHz}^3$ , $T_A = 25 \text{ °C}$ | —   | 250  | 290  | $\mu\text{A}$ |
|                                                                                         |             | $F_{SYSCLK} = 80 \text{ kHz}^3$                         | —   | 250  | 725  | $\mu\text{A}$ |
| Idle Mode—Core halted with peripherals running                                          | $I_{DD}$    | $F_{SYSCLK} = 24.5 \text{ MHz}^2$                       | —   | 2.05 | 2.6  | mA            |
|                                                                                         |             | $F_{SYSCLK} = 1.53 \text{ MHz}^2$                       | —   | 550  | 1000 | $\mu\text{A}$ |
|                                                                                         |             | $F_{SYSCLK} = 80 \text{ kHz}^3$ , $T_A = 25 \text{ °C}$ | —   | 125  | 130  | $\mu\text{A}$ |
|                                                                                         |             | $F_{SYSCLK} = 80 \text{ kHz}^3$                         | —   | 125  | 550  | $\mu\text{A}$ |
| Stop Mode—Core halted and all clocks stopped, Internal LDO On, Supply monitor off.      | $I_{DD}$    | $T_A = 25 \text{ °C}$                                   | —   | 105  | 120  | $\mu\text{A}$ |
|                                                                                         |             | $T_A = -40 \text{ to } +125 \text{ °C}$                 | —   | 105  | 270  | $\mu\text{A}$ |
| Shutdown Mode—Core halted and all clocks stopped, Internal LDO Off, Supply monitor off. | $I_{DD}$    |                                                         | —   | 0.2  | —    | $\mu\text{A}$ |
| <b>Analog Peripheral Supply Currents (-40 °C to +125 °C)</b>                            |             |                                                         |     |      |      |               |
| High-Frequency Oscillator                                                               | $I_{HFOSC}$ | Operating at 24.5 MHz,<br>$T_A = 25 \text{ °C}$         | —   | 155  | —    | $\mu\text{A}$ |
| Low-Frequency Oscillator                                                                | $I_{LFOSC}$ | Operating at 80 kHz,<br>$T_A = 25 \text{ °C}$           | —   | 3.5  | —    | $\mu\text{A}$ |

| Parameter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Symbol | Test Condition | Min | Typ | Max | Unit |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|----------------|-----|-----|-----|------|
| <b>Note:</b> <ol style="list-style-type: none"> <li>1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.</li> <li>2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifications. The maximum frequency cannot be achieved with all combinations of oscillators and dividers available, but the effective frequency must not exceed 256 kHz.</li> <li>3. Data setup and hold timing at 25 MHz or lower with EXTHOLD set to 1.</li> <li>4. SMBus has a maximum requirement of 50 <math>\mu</math>s for Clock High Period. Operating frequencies lower than 40 kHz will be longer than 50 <math>\mu</math>s. I2C can support periods longer than 50 <math>\mu</math>s.</li> </ol> |        |                |     |     |     |      |

**Table 4.14. SMBus Peripheral Timing Formulas (Master Mode)**

| Parameter                                                                                                                                       | Symbol       | Clocks        |
|-------------------------------------------------------------------------------------------------------------------------------------------------|--------------|---------------|
| SMBus Operating Frequency                                                                                                                       | $f_{SMB}$    | $f_{CSO} / 3$ |
| Bus Free Time Between STOP and START Conditions                                                                                                 | $t_{BUF}$    | $2 / f_{CSO}$ |
| Hold Time After (Repeated) START Condition                                                                                                      | $t_{HD:STA}$ | $1 / f_{CSO}$ |
| Repeated START Condition Setup Time                                                                                                             | $t_{SU:STA}$ | $2 / f_{CSO}$ |
| STOP Condition Setup Time                                                                                                                       | $t_{SU:STO}$ | $2 / f_{CSO}$ |
| Clock Low Period                                                                                                                                | $t_{LOW}$    | $1 / f_{CSO}$ |
| Clock High Period                                                                                                                               | $t_{HIGH}$   | $2 / f_{CSO}$ |
| <b>Note:</b> <ol style="list-style-type: none"> <li>1. <math>f_{CSO}</math> is the SMBus peripheral clock source overflow frequency.</li> </ol> |              |               |



**Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)**




Figure 4.5. Typical ADC0 Supply Current in Normal (always-on) Mode

## 6. Pin Definitions

### 6.1 EFM8BB1x-QSOP24 Pin Definitions




Figure 6.1. EFM8BB1x-QSOP24 Pinout

Table 6.1. Pin Definitions for EFM8BB1x-QSOP24

| Pin Number | Pin Name | Description       | Crossbar Capability | Additional Digital Functions | Analog Functions             |
|------------|----------|-------------------|---------------------|------------------------------|------------------------------|
| 1          | N/C      | No Connection     |                     |                              |                              |
| 2          | P0.2     | Multifunction I/O | Yes                 | P0MAT.2<br>INT0.2<br>INT1.2  | ADC0.2<br>CMP0P.2<br>CMP0N.2 |


| Pin Number | Pin Name       | Description                          | Crossbar Capability | Additional Digital Functions          | Analog Functions              |
|------------|----------------|--------------------------------------|---------------------|---------------------------------------|-------------------------------|
| 3          | GND            | Ground                               |                     |                                       |                               |
| 4          | VDD            | Supply Power Input                   |                     |                                       |                               |
| 5          | RSTb /<br>C2CK | Active-low Reset /<br>C2 Debug Clock |                     |                                       |                               |
| 6          | P2.0 /<br>C2D  | Multifunction I/O /<br>C2 Debug Data |                     |                                       |                               |
| 7          | P1.6           | Multifunction I/O                    | Yes                 | P1MAT.6                               | ADC0.14<br>CMP1P.6<br>CMP1N.6 |
| 8          | P1.5           | Multifunction I/O                    | Yes                 | P1MAT.5                               | ADC0.13<br>CMP1P.5<br>CMP1N.5 |
| 9          | P1.4           | Multifunction I/O                    | Yes                 | P1MAT.4                               | ADC0.12<br>CMP1P.4<br>CMP1N.4 |
| 10         | P1.3           | Multifunction I/O                    | Yes                 | P1MAT.3                               | ADC0.11<br>CMP1P.3<br>CMP1N.3 |
| 11         | P1.2           | Multifunction I/O                    | Yes                 | P1MAT.2                               | ADC0.10<br>CMP1P.2<br>CMP1N.2 |
| 12         | GND            | Ground                               |                     |                                       |                               |
| 13         | P1.1           | Multifunction I/O                    | Yes                 | P1MAT.1                               | ADC0.9<br>CMP1P.1<br>CMP1N.1  |
| 14         | P1.0           | Multifunction I/O                    | Yes                 | P1MAT.0                               | ADC0.8<br>CMP1P.0<br>CMP1N.0  |
| 15         | P0.7           | Multifunction I/O                    | Yes                 | P0MAT.7<br>INT0.7<br>INT1.7           | ADC0.7<br>CMP0P.7<br>CMP0N.7  |
| 16         | P0.6           | Multifunction I/O                    | Yes                 | P0MAT.6<br>CNVSTR<br>INT0.6<br>INT1.6 | ADC0.6<br>CMP0P.6<br>CMP0N.6  |

| Dimension | Min | Typ  | Max |
|-----------|-----|------|-----|
| aaa       |     | 0.20 |     |
| bbb       |     | 0.18 |     |
| ccc       |     | 0.10 |     |
| ddd       |     | 0.10 |     |

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MO-137, variation AE.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 7.2 QSOP24 PCB Land Pattern



**Figure 7.2. QSOP24 PCB Land Pattern Drawing**

**Table 7.2. QSOP24 PCB Land Pattern Dimensions**

| Dimension | Min       | Max  |
|-----------|-----------|------|
| C         | 5.20      | 5.30 |
| E         | 0.635 BSC |      |
| X         | 0.30      | 0.40 |
| Y         | 1.50      | 1.60 |

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This land pattern design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 8. QFN20 Package Specifications

### 8.1 QFN20 Package Dimensions




Figure 8.1. QFN20 Package Drawing

Table 8.1. QFN20 Package Dimensions

| Dimension | Min      | Typ  | Max  |
|-----------|----------|------|------|
| A         | 0.70     | 0.75 | 0.80 |
| A1        | 0.00     | 0.02 | 0.05 |
| A3        | 0.20 REF |      |      |
| b         | 0.18     | 0.25 | 0.30 |
| c         | 0.25     | 0.30 | 0.35 |
| D         | 3.00 BSC |      |      |
| D2        | 1.6      | 1.70 | 1.80 |
| e         | 0.50 BSC |      |      |

| Dimension | Min      | Typ   | Max  |
|-----------|----------|-------|------|
| E         | 3.00 BSC |       |      |
| E2        | 1.60     | 1.70  | 1.80 |
| f         | 2.50 BSC |       |      |
| L         | 0.30     | 0.40  | 0.50 |
| K         | 0.25 REF |       |      |
| R         | 0.09     | 0.125 | 0.15 |
| aaa       | 0.15     |       |      |
| bbb       | 0.10     |       |      |
| ccc       | 0.10     |       |      |
| ddd       | 0.05     |       |      |
| eee       | 0.08     |       |      |
| fff       | 0.10     |       |      |

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. The drawing complies with JEDEC MO-220.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

| Dimension                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Min | Max |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|
| <b>Note:</b> <ol style="list-style-type: none"> <li>1. All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.</li> <li>3. This Land Pattern Design is based on the IPC-7351 guidelines.</li> <li>4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.</li> <li>5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.</li> <li>6. The stencil thickness should be 0.125 mm (5 mils).</li> <li>7. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.</li> <li>8. A 2 x 2 array of 0.75 mm openings on a 0.95 mm pitch should be used for the center pad to assure proper paste volume.</li> <li>9. A No-Clean, Type-3 solder paste is recommended.</li> <li>10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.</li> </ol> |     |     |

### 8.3 QFN20 Package Marking




Figure 8.3. QFN20 Package Marking

The package marking consists of:

- P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.
- # – The device revision (A, B, etc.).

## 9. SOIC16 Package Specifications

### 9.1 SOIC16 Package Dimensions




Figure 9.1. SOIC16 Package Drawing

Table 9.1. SOIC16 Package Dimensions

| Dimension | Min      | Typ | Max  |
|-----------|----------|-----|------|
| A         | —        | —   | 1.75 |
| A1        | 0.10     | —   | 0.25 |
| A2        | 1.25     | —   | —    |
| b         | 0.31     | —   | 0.51 |
| c         | 0.17     | —   | 0.25 |
| D         | 9.90 BSC |     |      |
| E         | 6.00 BSC |     |      |
| E1        | 3.90 BSC |     |      |
| e         | 1.27 BSC |     |      |
| L         | 0.40     | —   | 1.27 |
| L2        | 0.25 BSC |     |      |

### 9.3 SOIC16 Package Marking



Figure 9.3. SOIC16 Package Marking

The package marking consists of:


- P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.
- # – The device revision (A, B, etc.).

---

|                                                   |           |
|---------------------------------------------------|-----------|
| 6.3 EFM8BB1x-SOIC16 Pin Definitions . . . . .     | .39       |
| <b>7. QSOP24 Package Specifications . . . . .</b> | <b>41</b> |
| 7.1 QSOP24 Package Dimensions . . . . .           | .41       |
| 7.2 QSOP24 PCB Land Pattern . . . . .             | .43       |
| 7.3 QSOP24 Package Marking . . . . .              | .44       |
| <b>8. QFN20 Package Specifications. . . . .</b>   | <b>45</b> |
| 8.1 QFN20 Package Dimensions . . . . .            | .45       |
| 8.2 QFN20 PCB Land Pattern . . . . .              | .47       |
| 8.3 QFN20 Package Marking . . . . .               | .48       |
| <b>9. SOIC16 Package Specifications . . . . .</b> | <b>49</b> |
| 9.1 SOIC16 Package Dimensions . . . . .           | .49       |
| 9.2 SOIC16 PCB Land Pattern . . . . .             | .51       |
| 9.3 SOIC16 Package Marking . . . . .              | .52       |
| <b>10. Revision History. . . . .</b>              | <b>53</b> |
| 10.1 Revision 1.5 . . . . .                       | .53       |
| 10.2 Revision 1.4 . . . . .                       | .53       |
| 10.3 Revision 1.3 . . . . .                       | .53       |
| 10.4 Revision 1.2 . . . . .                       | .53       |
| 10.5 Revision 1.1 . . . . .                       | .53       |
| <b>Table of Contents . . . . .</b>                | <b>54</b> |

Silicon Labs

# Simplicity Studio™4



## Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!



**IoT Portfolio**  
[www.silabs.com/IoT](http://www.silabs.com/IoT)



**SW/HW**  
[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



**Quality**  
[www.silabs.com/quality](http://www.silabs.com/quality)



**Support and Community**  
[community.silabs.com](http://community.silabs.com)

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR®, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOModem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



**SILICON LABS**

Silicon Laboratories Inc.  
400 West Cesar Chavez  
Austin, TX 78701  
USA

<http://www.silabs.com>