# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Product Status	Active
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb10f8i-a-qsop24r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2. Ordering Information



### Figure 2.1. EFM8BB1 Part Numbering

All EFM8BB1 family members have the following features:

- CIP-51 Core running up to 25 MHz
- Two Internal Oscillators (24.5 MHz and 80 kHz)
- SMBus / I2C
- SPI
- UART
- 3-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 4 16-bit Timers
- 2 Analog Comparators
- 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- 16-bit CRC Unit
- · AEC-Q100 qualified
- Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8BB1 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

### Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8BB10F8G-A-QSOP24	8	512	18	16	8	8	Yes	-40 to +85 C	QSOP24
EFM8BB10F8G-A-QFN20	8	512	16	15	8	7	Yes	-40 to +85 C	QFN20
EFM8BB10F8G-A-SOIC16	8	512	13	12	6	6	Yes	-40 to +85 C	SOIC16
EFM8BB10F4G-A-QFN20	4	512	16	15	8	7	Yes	-40 to +85 C	QFN20
EFM8BB10F2G-A-QFN20	2	256	16	15	8	7	Yes	-40 to +85 C	QFN20
EFM8BB10F8I-A-QSOP24	8	512	18	16	8	8	Yes	-40 to +125 C	QSOP24

# 3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

#### Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	—	—
Idle	<ul> <li>Core halted</li> <li>All peripherals clocked and fully operational</li> <li>Code resumes execution on wake event</li> </ul>	Set IDLE bit in PCON0	Any interrupt
Stop	<ul> <li>All internal power nets shut down</li> <li>Pins retain state</li> <li>Exit on any reset source</li> </ul>	1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0	Any reset source
Shutdown	<ul> <li>All internal power nets shut down</li> <li>Pins retain state</li> <li>Exit on pin or power-on reset</li> </ul>	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	<ul><li>RSTb pin reset</li><li>Power-on reset</li></ul>

### 3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P1.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.0 and P2.1 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.0.

- Up to 18 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- · Up to 16 direct-pin interrupt sources with shared interrupt vector (Port Match).

### 3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

- Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External CMOS clock input (EXTCLK).
- Clock divider with eight settings for flexible clock scaling: Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.

## 3.6 Communications and Other Digital Peripherals

## Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- Single-byte FIFO on transmit and receive.

## Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

The SPI module includes the following features:

- · Supports 3- or 4-wire operation in master or slave modes.
- Supports external clock frequencies up to SYSCLK / 2 in master mode and SYSCLK / 10 in slave mode.
- · Support for four clock phase and polarity options.
- 8-bit dedicated clock clock rate generator.
- Support for multiple masters on the same data lines.

## System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the  $I^2$ C serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- Support for master, slave, and multi-master modes.
- Hardware synchronization and arbitration for multi-master mode.
- Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- · Ability to inhibit all slave states.
- Programmable data setup/hold times.

## 16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial
- Byte-level bit reversal
- Automatic CRC of flash contents on one or more 256-byte blocks
- Initial seed selection of 0x0000 or 0xFFFF

Device Package	Pin for Bootload Mode Entry
QSOP24	P2.0 / C2D
QFN20	P2.0 / C2D
SOIC16	P2.0 / C2D

# Table 3.3. Summary of Pins for Bootload Mode Entry

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Slope Error	E <sub>M</sub>	12 Bit Mode	—	±0.02	±0.1	%
		10 Bit Mode	_	±0.06	±0.24	%
Dynamic Performance 10 kHz Si	ne Wave Inp	out 1dB below full scale, Max throug	hput, using	AGND pin		
Signal-to-Noise	SNR	12 Bit Mode	61	66		dB
		10 Bit Mode	53	60	_	dB
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	61	66		dB
		10 Bit Mode	53	60		dB
Total Harmonic Distortion (Up to	THD	12 Bit Mode	_	71	_	dB
5th Harmonic)		10 Bit Mode	_	70		dB
Spurious-Free Dynamic Range	SFDR	12 Bit Mode	_	-79	_	dB
		10 Bit Mode	_	-74	_	dB

# 4.1.8 Voltage Reference

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit		
Internal Fast Settling Reference								
Output Voltage	V <sub>REFFS</sub>	1.65 V Setting	1.62	1.65	1.68	V		
(Full Temperature and Supply Range)		2.4 V Setting, V <sub>DD</sub> ≥ 2.6 V	2.35	2.4	2.45	V		
Temperature Coefficient	TC <sub>REFFS</sub>		_	50	_	ppm/°C		
Turn-on Time	t <sub>REFFS</sub>		—	_	1.5	μs		
Power Supply Rejection	PSRR <sub>REF</sub> FS		_	400		ppm/V		
External Reference								
Input Current	IEXTREF	Sample Rate = 800 ksps; VREF = 3.0 V	-	5	_	μA		

# Table 4.8. Voltage Reference

## 4.1.11 Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t <sub>RESP0</sub>	+100 mV Differential	_	100	_	ns
(Highest Speed)		-100 mV Differential	_	150	_	ns
Response Time, CPMD = 11 (Low-	t <sub>RESP3</sub>	+100 mV Differential	_	1.5	_	μs
est Power)		-100 mV Differential	_	3.5	_	μs
Positive Hysterisis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8	_	mV
		CPHYP = 10	_	16	_	mV
		CPHYP = 11	_	32	_	mV
Negative Hysterisis	HYS <sub>CP-</sub>	CPHYN = 00	_	-0.4	_	mV
Mode 0 (CPMD = 00)		CPHYN = 01	_	-8	_	mV
		CPHYN = 10	_	-16	_	mV
		CPHYN = 11	_	-32	_	mV
Positive Hysterisis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.5	_	mV
Mode 1 (CPMD = 01)		CPHYP = 01	_	6	_	mV
		CPHYP = 10	_	12	_	mV
		CPHYP = 11	_	24	_	mV
Negative Hysterisis	HYS <sub>CP-</sub>	CPHYN = 00	_	-0.5	_	mV
Mode 1 (CPMD = 01)		CPHYN = 01	_	-6	_	mV
		CPHYN = 10	_	-12	_	mV
		CPHYN = 11	_	-24	_	mV
Positive Hysterisis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.7	_	mV
Mode 2 (CPMD = 10)		CPHYP = 01	_	4.5	_	mV
		CPHYP = 10	_	9	_	mV
		CPHYP = 11	_	18	_	mV
Negative Hysterisis	HYS <sub>CP-</sub>	CPHYN = 00	_	-0.6	_	mV
Mode 2 (CPMD = 10)		CPHYN = 01	_	-4.5	_	mV
		CPHYN = 10	_	-9	_	mV
		CPHYN = 11	_	-18	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	1.5	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01		4	_	mV
		CPHYP = 10	_	8	_	mV
		CPHYP = 11		16	_	mV

#### Table 4.11. Comparators

#### 4.1.13 SMBus

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard Mode (100 kHz Class)						
I2C Operating Frequency	f <sub>I2C</sub>		0	_	70 <sup>2</sup>	kHz
SMBus Operating Frequency	f <sub>SMB</sub>		40 <sup>1</sup>	—	70 <sup>2</sup>	kHz
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>		9.4	_	_	μs
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>		4.7	_	_	μs
Repeated START Condition Setup Time	t <sub>SU:STA</sub>		9.4	_	_	μs
STOP Condition Setup Time	t <sub>SU:STO</sub>		9.4	—	—	μs
Data Hold Time	t <sub>HD:DAT</sub>		489 <sup>3</sup>	—	_	ns
Data Setup Time	t <sub>SU:DAT</sub>		448 <sup>3</sup>	—	—	ns
Detect Clock Low Timeout	t <sub>TIMEOUT</sub>		25	—	—	ms
Clock Low Period	t <sub>LOW</sub>		4.7	_	—	μs
Clock High Period	t <sub>HIGH</sub>		9.4	—	50 <sup>4</sup>	μs
Fast Mode (400 kHz Class)						
I2C Operating Frequency	f <sub>I2C</sub>		0	-	255 <sup>2</sup>	kHz
SMBus Operating Frequency	f <sub>SMB</sub>		40 <sup>1</sup>	—	255 <sup>2</sup>	kHz
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>		2.6	—	_	μs
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>		1.3	_	_	μs
Repeated START Condition Setup Time	t <sub>SU:STA</sub>		2.6	_	_	μs
STOP Condition Setup Time	t <sub>SU:STO</sub>		2.6	_		μs
Data Hold Time	t <sub>HD:DAT</sub>		489 <sup>3</sup>	—	—	ns
Data Setup Time	t <sub>SU:DAT</sub>		448 <sup>3</sup>	—	—	ns
Detect Clock Low Timeout	t <sub>TIMEOUT</sub>		25	-	—	ms
Clock Low Period	t <sub>LOW</sub>		1.3	—	—	μs
Clock High Period	t <sub>HIGH</sub>		2.6	_	50 <sup>4</sup>	μs

# Table 4.13. SMBus Peripheral Timing Performance (Master Mode)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Note:						

- 1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.
- 2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifications. The maximum frequency cannot be achieved with all combinations of oscillators and dividers available, but the effective frequency must not exceed 256 kHz.
- 3. Data setup and hold timing at 25 MHz or lower with EXTHOLD set to 1.
- 4. SMBus has a maximum requirement of 50 μs for Clock High Period. Operating frequencies lower than 40 kHz will be longer than 50 μs. I2C can support periods longer than 50 μs.

## Table 4.14. SMBus Peripheral Timing Formulas (Master Mode)

Parameter	Symbol	Clocks
SMBus Operating Frequency	f <sub>SMB</sub>	f <sub>CSO</sub> / 3
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>	2 / f <sub>CSO</sub>
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>	1 / f <sub>CSO</sub>
Repeated START Condition Setup Time	t <sub>SU:STA</sub>	2 / f <sub>CSO</sub>
STOP Condition Setup Time	t <sub>SU:STO</sub>	2 / f <sub>CSO</sub>
Clock Low Period	t <sub>LOW</sub>	1 / f <sub>CSO</sub>
Clock High Period	tнідн	2 / f <sub>CSO</sub>
Note:	l	1

 $1.\,f_{CSO}$  is the SMBus peripheral clock source overflow frequency.




Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)

#### 4.4 Typical Performance Curves




Figure 4.2. Typical Operating Supply Current using HFOSC0




Figure 4.3. Typical Operating Supply Current using LFOSC




Figure 4.4. Typical ADC0 and Internal Reference Supply Current in Burst Mode

#### 5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application note, "AN203: 8-bit MCU Printed Circuit Board Design Notes", contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

# 6. Pin Definitions

### 6.1 EFM8BB1x-QSOP24 Pin Definitions




Figure 6.1. EFM8BB1x-QSOP24 Pinout

Table 6.1.	Pin Definitions	for EFM8BB1	x-QSOP24
------------	-----------------	-------------	----------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	N/C	No Connection			
2	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
				INT1.2	CMP0N.2

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
3	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
					AGND
4	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0
					VREF
5	GND	Ground			
6	VDD	Supply Power Input			
7	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
8	P2.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
9	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.15
					CMP1P.7
					CMP1N.7
10	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.14
					CMP1P.6
					CMP1N.6
11	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
					CMP1P.5
					CMP1N.5
12	P2.1	Multifunction I/O			
13	N/C	No Connection			
14	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP1P.4
					CMP1N.4
15	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CMP1P.3
					CMP1N.3
16	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CMP1P.2
					CMP1N.2

Pin	Pin Name	Description	Description Crossbar Capability		Analog Functions
Number				Functions	
17	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0P.5
				INT1.5	CMP0N.5
18	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.4
				INT1.4	CMP0N.4
19	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	CMP0P.3
				INT0.3	CMP0N.3
				INT1.3	
20	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
				INT1.2	CMP0N.2
Center	GND	Ground			

Pin	n Pin Name Description Cr		Crossbar Capability	Additional Digital Functions	Analog Functions					
Number										
4	GND	Ground								
5	VDD	Supply Power Input								
6	RSTb /	Active-low Reset /								
	C2CK	C2 Debug Clock								
7	P2.0 /	Multifunction I/O /								
	C2D	C2 Debug Data								
8	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11					
					CMP1P.5					
					CMP1N.5					
9	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10					
					CMP1P.4					
					CMP1N.4					
10	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9					
					CMP1P.3					
					CMP1N.3					
11	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8					
					CMP1P.2					
					CMP1N.2					
12	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7					
				INT0.7	CMP1P.1					
				INT1.7	CMP1N.1					
13	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6					
				CNVSTR	CMP1P.0					
				INT0.6	CMP1N.0					
				INT1.6						
14	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5					
				INT0.5	CMP0P.5					
				INT1.5	CMP0N.5					
15	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4					
				INT0.4	CMP0P.4					
				INT1.4	CMP0N.4					
16	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3					
				EXTCLK	CMP0P.3					
				INT0.3	CMP0N.3					
				INT1.3						

## 8.2 QFN20 PCB Land Pattern




Figure 8.2. QFN20 PCB Land Pattern Drawing

Dimension	Min	Max								
C1	3.10									
C2	3.10									
C3	2.50									
C4	2.50									
E	0.50									
X1	0.3	30								
X2	0.25 0.35									
Х3	1.80									
Y1	0.90									
Y2	0.25 0.35									
Y3	1.80									

Dimension	Min	Тур	Мах					
h	0.25	_	0.50					
θ	0°	_	8°					
ааа		0.10						
bbb		0.20						
ссс		0.10						
ddd		0.25						
Noto:								

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 9.2 SOIC16 PCB Land Pattern




Figure 9.2. SOIC16 PCB Land Pattern Drawing

Table 9.2.	SOIC16 PCB	Land Pattern	Dimensions
------------	------------	--------------	------------

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).

3. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

# 10. Revision History

10.1 Revision 1.5
October 7th, 2016
Added A-grade parts.
Added specifications for 4.1.13 SMBus.
Added bootloader pinout information to 3.10 Bootloader.
Added CRC Calculation Time to 4.1.4 Flash Memory.
Added Thermal Resistance (Junction to Case) for QFN20 packages to 4.2 Thermal Conditions.
Added a note linking to the Typical VOH and VOL Performance graphs in 4.1.12 Port I/O.
Added 4.1.10 1.8 V Internal LDO Voltage Regulator.
Added a note to 3.1 Introduction referencing the Reference Manual.

#### 10.2 Revision 1.4

April 22nd, 2016

Added a reference to AN945: EFM8 Factory Bootloader User Guide in 3.10 Bootloader.

Added I-grade devices.

Added a note that all GPIO values are undefined when VDD is below 1 V to 4.1.1 Recommended Operating Conditions.

Adjusted the Total Current Sunk into Supply Pin and Total Current Sourced out of Ground Pin specifications in 4.3 Absolute Maximum Ratings.

#### 10.3 Revision 1.3

January 7th, 2016

Added 5.2 Debug.

Updated 3.10 Bootloader to include information about the bootloader implementation.

#### 10.4 Revision 1.2

Updated Port I/O specifications in 4.1.12 Port I/O to include new V<sub>OL</sub> specifications.

Added a note to Table 4.3 Reset and Supply Monitor on page 15 regarding guaranteed operation.

Updated package diagram and landing diagram specifications for the QFN20 package.

#### 10.5 Revision 1.1

Initial release.

	6.3 EFM8BB1x-SOIC16 Pin Definitions								.39
7.	7. QSOP24 Package Specifications								41
	7.1 QSOP24 Package Dimensions								.41
	7.2 QSOP24 PCB Land Pattern		-						.43
	7.3 QSOP24 Package Marking								.44
8.	8. QFN20 Package Specifications.		-						45
	8.1 QFN20 Package Dimensions								.45
	8.2 QFN20 PCB Land Pattern								.47
	8.3 QFN20 Package Marking								.48
9.	9. SOIC16 Package Specifications								49
	9.1 SOIC16 Package Dimensions								.49
	9.2 SOIC16 PCB Land Pattern								.51
	9.3 SOIC16 Package Marking		-						.52
10	10. Revision History.								53
	10.1 Revision 1.5								.53
	10.2 Revision 1.4								.53
	10.3 Revision 1.3								.53
	10.4 Revision 1.2								.53
	10.5 Revision 1.1								.53
Та	Table of Contents								54