



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	16-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb10f8i-a-soic16

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8BB10F8I-A-QFN20	8	512	16	15	8	7	Yes	-40 to +125 C	QFN20
EFM8BB10F8I-A-SOIC16	8	512	13	12	6	6	Yes	-40 to +125 C	SOIC16
EFM8BB10F4I-A-QFN20	4	512	16	15	8	7	Yes	-40 to +125 C	QFN20
EFM8BB10F2I-A-QFN20	2	256	16	15	8	7	Yes	-40 to +125 C	QFN20
EFM8BB10F8A-A-QFN20	8	512	16	15	8	7	Yes	-40 to +125 C	QFN20
EFM8BB10F4A-A-QFN20	4	512	16	15	8	7	Yes	-40 to +125 C	QFN20
EFM8BB10F2A-A-QFN20	2	256	16	15	8	7	Yes	-40 to +125 C	QFN20

The A-grade (i.e. EFM8BB10F8A-A-QFN20) devices receive full automotive quality production status, including AEC-Q100 qualification, registration with International Material Data System (IMDS), and Part Production Approval Process (PPAP) documentation. PPAP documentation is available at www.silabs.com with a registered and NDA approved user account.

3.7 Analog

12-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12-, 10-, and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 16 external inputs.
- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 200 ksps samples per second in 12-bit mode or 800 ksps samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- Includes an internal fast-settling reference with two levels (1.65 V and 2.4 V) and support for external reference and signal ground.
- Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- Up to 8 external positive inputs.
- Up to 8 external negative inputs.
- · Additional input options:
 - Internal connection to LDO output.
 - · Direct connection to GND.
- · Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and ±20 mV
- Programmable response time.
- Interrupts generated on rising, falling, or both edges.

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- External reset pin
- · Comparator reset
- · Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset

3.9 Debugging

The EFM8BB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

Device Package	Pin for Bootload Mode Entry
QSOP24	P2.0 / C2D
QFN20	P2.0 / C2D
SOIC16	P2.0 / C2D

Table 3.3. Summary of Pins for Bootload Mode Entry

4.1.6 External Clock Input

Table 4.6.	External	Clock	Input
------------	----------	-------	-------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f _{CMOS}		0	—	25	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t _{CMOSH}		18		_	ns
External Input CMOS Clock Low Time	t _{CMOSL}		18			ns

Table 4.7. ADC

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Resolution	N _{bits}	12 Bit Mode		12		
		10 Bit Mode	10			Bits
Throughput Rate	f _S	12 Bit Mode	_	_	200	ksps
(High Speed Mode)		10 Bit Mode	_	_	800	ksps
Throughput Rate	f _S	12 Bit Mode	_	_	62.5	ksps
(Low Power Mode)		10 Bit Mode	_	_	250	ksps
Tracking Time	t _{TRK}	High Speed Mode	230	_	_	ns
		Low Power Mode	450	_	_	ns
Power-On Time	t _{PWR}		1.2	_	_	μs
SAR Clock Frequency	f _{SAR}	High Speed Mode,	_	_	6.25	MHz
		Reference is 2.4 V internal				
		High Speed Mode,	_	_	12.5	MHz
		Reference is not 2.4 V internal				
		Low Power Mode	_	_	4	MHz
Conversion Time	t _{CNV}	10-Bit Conversion,		1.1		μs
		SAR Clock = 12.25 MHz,				
		System Clock = 24.5 MHz.				
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5	_	pF
		Gain = 0.5	_	2.5	_	pF
Input Pin Capacitance	C _{IN}		_	20	_	pF
Input Mux Impedance	R _{MUX}		_	550	_	Ω
Voltage Reference Range	V _{REF}		1		V _{DD}	V
Input Voltage Range*	V _{IN}	Gain = 1	0		V _{REF}	V
		Gain = 0.5	0		2xV _{REF}	V
Power Supply Rejection Ratio	PSRR _{ADC}			70		dB
DC Performance	100					
Integral Nonlinearity	INL	12 Bit Mode	_	±1	±2.3	LSB
		10 Bit Mode		±0.2	±0.6	LSB
Differential Nonlinearity (Guaran-	DNL	12 Bit Mode		±0.7	1.9	LSB
teed Monotonic)		10 Bit Mode		±0.2	±0.6	LSB
Offset Error	E _{OFF}	12 Bit Mode, VREF = 1.65 V	3	0	3	LSB
		10 Bit Mode, VREF = 1.65 V	-2	0	2	LSB
Offset Temperature Coefficient	TC _{OFF}			0.004		LSB/°C

4.1.9 Temperature Sensor

Table 4.9. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C	_	757	_	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	_	17	_	mV
Slope	М			2.85	_	mV/°C
Slope Error ¹	E _M		_	70	_	µV/°C
Linearity			_	0.5	_	°C
Turn-on Time			_	1.8	_	μs
Note: 1. Represents one star	ndard deviation from th	e mean.				1

4.1.10 1.8 V Internal LDO Voltage Regulator

Table 4.10. 1.8V Internal LDO Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output Voltage	V _{OUT_1.8V}		1.74	1.8	1.85	V

4.1.11 Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t _{RESP0}	+100 mV Differential	_	100	_	ns
(Highest Speed)		-100 mV Differential	_	150	_	ns
Response Time, CPMD = 11 (Low-	t _{RESP3}	+100 mV Differential	_	1.5	_	μs
est Power)		-100 mV Differential	_	3.5	_	μs
Positive Hysterisis	HYS _{CP+}	CPHYP = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8	_	mV
		CPHYP = 10	_	16	_	mV
		CPHYP = 11	_	32	_	mV
Negative Hysterisis	HYS _{CP-}	CPHYN = 00	_	-0.4	_	mV
Mode 0 (CPMD = 00)		CPHYN = 01	_	-8	_	mV
		CPHYN = 10	_	-16	_	mV
		CPHYN = 11	_	-32	_	mV
Positive Hysterisis	HYS _{CP+}	CPHYP = 00	_	0.5	_	mV
Mode 1 (CPMD = 01)		CPHYP = 01	_	6	_	mV
		CPHYP = 10	_	12	_	mV
		CPHYP = 11	_	24	_	mV
Negative Hysterisis	HYS _{CP-}	CPHYN = 00	_	-0.5	_	mV
Mode 1 (CPMD = 01)		CPHYN = 01	_	-6	_	mV
		CPHYN = 10	_	-12	_	mV
		CPHYN = 11	_	-24	_	mV
Positive Hysterisis	HYS _{CP+}	CPHYP = 00	_	0.7	_	mV
Mode 2 (CPMD = 10)		CPHYP = 01	_	4.5	_	mV
		CPHYP = 10	_	9	_	mV
		CPHYP = 11	_	18	_	mV
Negative Hysterisis	HYS _{CP-}	CPHYN = 00	_	-0.6	_	mV
Mode 2 (CPMD = 10)		CPHYN = 01	_	-4.5	_	mV
		CPHYN = 10	_	-9	_	mV
		CPHYN = 11	_	-18	_	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	1.5	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01		4	_	mV
		CPHYP = 10	_	8	_	mV
		CPHYP = 11		16	_	mV

Table 4.11. Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	_	-4	_	mV
		CPHYN = 10	—	-8	_	mV
		CPHYN = 11	_	–16	_	mV
Input Range (CP+ or CP-)	V _{IN}		-0.25	_	V _{DD} +0.25	V
Input Pin Capacitance	C _{CP}		—	7.5	—	pF
Common-Mode Rejection Ratio	CMRR _{CP}		—	70	—	dB
Power Supply Rejection Ratio	PSRR _{CP}		—	72	_	dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-10	0	10	mV
Input Offset Tempco	TC _{OFF}		_	3.5	_	µV/°C

4.1.13 SMBus

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard Mode (100 kHz Class)						
I2C Operating Frequency	f _{I2C}		0	_	70 ²	kHz
SMBus Operating Frequency	f _{SMB}		40 ¹	—	70 ²	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		9.4	_	_	μs
Hold Time After (Repeated) START Condition	t _{HD:STA}		4.7	_	_	μs
Repeated START Condition Setup Time	t _{SU:STA}		9.4	_	_	μs
STOP Condition Setup Time	t _{SU:STO}		9.4	—	—	μs
Data Hold Time	t _{HD:DAT}		489 ³	_	—	ns
Data Setup Time	t _{SU:DAT}		448 ³	—	—	ns
Detect Clock Low Timeout	t _{TIMEOUT}		25	—	—	ms
Clock Low Period	t _{LOW}		4.7	_	—	μs
Clock High Period	t _{HIGH}		9.4	—	50 ⁴	μs
Fast Mode (400 kHz Class)						
I2C Operating Frequency	f _{I2C}		0	-	255 ²	kHz
SMBus Operating Frequency	f _{SMB}		40 ¹	—	255 ²	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		2.6	—	_	μs
Hold Time After (Repeated) START Condition	t _{HD:STA}		1.3	_	_	μs
Repeated START Condition Setup Time	t _{SU:STA}		2.6	_	_	μs
STOP Condition Setup Time	t _{SU:STO}		2.6	_		μs
Data Hold Time	t _{HD:DAT}		489 ³	—	—	ns
Data Setup Time	t _{SU:DAT}		448 ³	—	—	ns
Detect Clock Low Timeout	t _{TIMEOUT}		25	-	—	ms
Clock Low Period	t _{LOW}		1.3	—	—	μs
Clock High Period	t _{HIGH}		2.6	_	50 ⁴	μs

Table 4.13. SMBus Peripheral Timing Performance (Master Mode)




Figure 4.6. Typical VOH Curves




Figure 4.7. Typical V_{OL} Curves

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application note, "AN203: 8-bit MCU Printed Circuit Board Design Notes", contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
3	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
					AGND
4	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0
					VREF
5	GND	Ground			
6	VDD	Supply Power Input			
7	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
8	P2.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
9	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.15
					CMP1P.7
					CMP1N.7
10	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.14
					CMP1P.6
					CMP1N.6
11	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
					CMP1P.5
					CMP1N.5
12	P2.1	Multifunction I/O			
13	N/C	No Connection			
14	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP1P.4
					CMP1N.4
15	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CMP1P.3
					CMP1N.3
16	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CMP1P.2
					CMP1N.2




Figure 6.2. EFM8BB1x-QFN20 Pinout

Table 6.2.	Pin Definitions for EFM8BB1x-QFN20
------------	------------------------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
					AGND
2	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0
					VREF

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
17	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0P.5
				INT1.5	CMP0N.5
18	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.4
				INT1.4	CMP0N.4
19	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	CMP0P.3
				INT0.3	CMP0N.3
				INT1.3	
20	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
				INT1.2	CMP0N.2
Center	GND	Ground			




Figure 6.3. EFM8BB1x-SOIC16 Pinout

Table 6.3.	Pin Definitions for EFM8BB1x-SOIC16
------------	-------------------------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
				INT1.2	CMP0N.2
2	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
3	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0

9. SOIC16 Package Specifications

9.1 SOIC16 Package Dimensions




Figure 9.1. SOIC16 Package Drawing

Table 9.1. SOIC16 Package Dimensions

Dimension	Min	Тур	Мах
A	_	_	1.75
A1	0.10	_	0.25
A2	1.25	_	—
b	0.31	_	0.51
c	0.17	_	0.25
D	9.90 BSC		
E	6.00 BSC		
E1	3.90 BSC		
е	1.27 BSC		
L	0.40	_	1.27
L2	0.25 BSC		

Dimension	Min	Тур	Мах	
h	0.25	_	0.50	
θ	0°	_	8°	
ааа	0.10			
bbb	0.20			
ссс	0.10			
ddd		0.25		
Noto:				

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.2 SOIC16 PCB Land Pattern




Figure 9.2. SOIC16 PCB Land Pattern Drawing

Table 9.2.	SOIC16 PCB	Land Pattern	Dimensions
------------	------------	--------------	------------

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).

3. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

10. Revision History

10.1 Revision 1.5
October 7th, 2016
Added A-grade parts.
Added specifications for 4.1.13 SMBus.
Added bootloader pinout information to 3.10 Bootloader.
Added CRC Calculation Time to 4.1.4 Flash Memory.
Added Thermal Resistance (Junction to Case) for QFN20 packages to 4.2 Thermal Conditions.
Added a note linking to the Typical VOH and VOL Performance graphs in 4.1.12 Port I/O.
Added 4.1.10 1.8 V Internal LDO Voltage Regulator.
Added a note to 3.1 Introduction referencing the Reference Manual.

10.2 Revision 1.4

April 22nd, 2016

Added a reference to AN945: EFM8 Factory Bootloader User Guide in 3.10 Bootloader.

Added I-grade devices.

Added a note that all GPIO values are undefined when VDD is below 1 V to 4.1.1 Recommended Operating Conditions.

Adjusted the Total Current Sunk into Supply Pin and Total Current Sourced out of Ground Pin specifications in 4.3 Absolute Maximum Ratings.

10.3 Revision 1.3

January 7th, 2016

Added 5.2 Debug.

Updated 3.10 Bootloader to include information about the bootloader implementation.

10.4 Revision 1.2

Updated Port I/O specifications in 4.1.12 Port I/O to include new V_{OL} specifications.

Added a note to Table 4.3 Reset and Supply Monitor on page 15 regarding guaranteed operation.

Updated package diagram and landing diagram specifications for the QFN20 package.

10.5 Revision 1.1

Initial release.