



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6246tcsssy

		10.3.7	Reset pin characteristics	67
		10.3.8	TIM 1, 2, 3, and 4 timer specifications	69
		10.3.9	SPI serial peripheral interface	69
		10.3.10	I ² C interface characteristics	72
		10.3.11	10-bit ADC characteristics	73
		10.3.12	EMC characteristics	75
11	Packa	age info	rmation	78
	11.1	VFQFP	N32 package information	78
	11.2	LQFP48	B package information	82
	11.3	LQFP32	2 package information	85
	11.4	Therma	I characteristics	88
		11.4.1	Reference document	88
		11.4.2	Selecting the product temperature range	88
12	Order	ring info	ormation	}0
13	STM8	develo	pment tools	3 1
	13.1	Emulati	on and in-circuit debugging tools	91
		13.1.1	STice key features	91
	13.2	Softwar	e tools	92
		13.2.1	STM8 toolset	92
		13.2.2	C and assembly toolchains	92
	13.3	Progran	nming tools	93
14	Revis	ion hist	cory	3 4

List of tables STM8AF6246/48/66/68

	flat package mechanical data	79
Table 47.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	33
Table 48.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	36
Table 49.	Thermal characteristics	38
Table 50.	Document revision history	94



STM8AF6246/48/66/68 **Block diagram**

1. Legend:
ADC: Analog-to-digital converter
beCAN: Controller area network
BOR: Brownout reset
I²C: Inter-integrated circuit multimaster interface
IWDG: Independent window watchdog
LINUART: Local interconnect network universal asynchronous receiver transmitter
POR: Power on reset
SPI: Serial peripheral interface
SWIM: Single wire interface module
USART: Universal synchronous asynchronous receiver transmitter
Window WDG: Window watchdog



Product overview STM8AF6246/48/66/68

TIM1: Advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and bridge driver.

- 16-bit up, down and up/down AR (auto-reload) counter with 16-bit fractional prescaler.
- Four independent CAPCOM channels configurable as input capture, output compare,
 PWM generation (edge and center aligned mode) and single pulse mode output
- Trigger module which allows the interaction of TIM1 with other on-chip peripherals. In the present implementation it is possible to trigger the ADC upon a timer event.
- External trigger to change the timer behavior depending on external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Interrupt sources: 4 x input capture/output compare, 1 x overflow/update, 1 x break

TIM2 and TIM3: 16-bit general purpose timers

- 16-bit auto-reload up-counter
- 15-bit prescaler adjustable to fixed power of two ratios 1...32768
- Timers with three or two individually configurable CAPCOM channels
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update

5.7.5 Basic timer

The typical usage of this timer (TIM4) is the generation of a clock tick.

Table 4. TIM4

Timer	Counter width	Counter type	Prescaler factor	Channels	Inverted outputs	Repetition counter	trigger unit	External trigger	Break input
TIM4	8-bit	Up	2 ⁿ n = 0 to 7	0	None	No	No	No	No

- 8-bit auto-reload, adjustable prescaler ratio to any power of two from 1 to 128
- Clock source: master clock
- Interrupt source: 1 x overflow/update

	in nber				Inpu	t		Out	put		_		
LQFP48	VFQFPN/LQFP32	Pin name	Type	floating	ndw	Ext. interrupt	High sink	peedS	ОО	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
47	31	PD6/ LINUART_RX	I/O	X	Х	Х	-	01	X	Х	Port D6	LINUART data receive	-
48	32	PD7/TLI ⁽⁸⁾	I/O	X	Х	Χ	-	01	Х	Х	Port D7	Top level interrupt	-

Table 8. STM8AF6246/48/66/68 (32 Kbyte) microcontroller pin description⁽¹⁾⁽²⁾ (continued)

- 1. Refer to Table 7 for the definition of the abbreviations.
- 2. Reset state is shown in bold.
- 3. In Halt/Active-halt mode this pad behaves in the following way:
 - the input/output path is disabled
 - if the HSE clock is used for wakeup, the internal weak pull up is disabled
 if the HSE clock is off, internal weak pull up setting from corresponding OR bit is used
 - If the HSE clock is off, internal weak pull up setting from corresponding OR bit is used.

 By managing the OR bit correctly, it must be ensured that the pad is not left floating during Halt/Active-halt.
- 4. On this pin, a pull-up resistor as specified in *Table 35*. I/O static characteristics is enabled during the reset phase of the product.
- 5. AIN12 is not selectable in ADC scan mode or with analog watchdog.
- In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, week pull-up, and protection diode to V_{DD} are not implemented)
- 7. The PD1 pin is in input pull-up during the reset phase and after reset release.
- 8. If this pin is configured as interrupt pin, it will trigger the TLI.

6.2 Alternate function remapping

As shown in the rightmost column of *Table 8*, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. Refer to *Section 9: Option bytes on page 44*. When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016).



Table 11. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status			
0x00 50A0	ITO	EXTI_CR1	External interrupt control register 1	0x00			
0x00 50A1	ITC	EXTI_CR2	External interrupt control register 2	0x00			
0x00 50A2 to 0x00 50B2		Reserved area (17 bytes)					
0x00 50B3	RST	RST_SR	0xXX ⁽¹⁾				
0x00 50B4 to 0x00 50BF		Reserved area (12 bytes)					
0x00 50C0	CLIK	CLK_ICKR	Internal clock control register	0x01			
0x00 50C1	CLK	CLK_ECKR	External clock control register	0x00			
0x00 50C2		F	Reserved area (1 byte)	!			
0x00 50C3		CLK_CMSR	Clock master status register	0xE1			
0x00 50C4		CLK_SWR	Clock master switch register	0xE1			
0x00 50C5		CLK_SWCR	Clock switch control register	0xXX			
0x00 50C6	01.14	CLK_CKDIVR	Clock divider register	0x18			
0x00 50C7	CLK	CLK_PCKENR1	Peripheral clock gating register 1	0xFF			
0x00 50C8		CLK_CSSR	Clock security system register	0x00			
0x00 50C9		CLK_CCOR	Configurable clock control register	0x00			
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF			
0x00 50CB		F	Reserved area (1 byte)	1			
0x00 50CC		CLK_HSITRIMR	HSI clock calibration trimming register	0x00			
0x00 50CD	CLK	CLK_SWIMCCR	SWIM clock control register	0bXXXX XXX0			
0x00 50CE to 0x00 50D0		R	eserved area (3 bytes)				
0x00 50D1	MANDO	WWDG_CR	WWDG control register	0x7F			
0x00 50D2	WWDG	WWDG_WR	WWDR window register	0x7F			
0x00 50D3 to 0x00 50DF		Re	eserved area (13 bytes)				
0x00 50E0		IWDG_KR	IWDG key register	0xXX ⁽²⁾			
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00			
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF			
0x00 50E3 to 0x00 50EF		Re	eserved area (13 bytes)				
0x00 50F0		AWU_CSR1	AWU control/status register 1	0x00			
0x00 50F1	AWU	AWU_APR	AWU asynchronous prescaler buffer register	0x3F			
0x00 50F2		AWU_TBR	AWU timebase selection register	0x00			



Table 11. General hardware register map (continued)

Address	Block	Register label	Register name	Reset		
			-	status		
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F		
0x00 50F4 to 0x00 50FF	Reserved area (12 bytes)					
0x00 5200		SPI_CR1	SPI control register 1	0x00		
0x00 5201		SPI_CR2	SPI control register 2	0x00		
0x00 5202	SPI	SPI_ICR	SPI interrupt control register	0x00		
0x00 5203		SPI_SR	SPI status register	0x02		
0x00 5204		SPI_DR	SPI data register	0x00		
0x00 5205		SPI_CRCPR	SPI CRC polynomial register	0x07		
0x00 5206		SPI_RXCRCR	SPI Rx CRC register	0xFF		
0x00 5207		SPI_TXCRCR	SPI Tx CRC register	0xFF		
0x00 5208 to 0x00 520F	Reserved area (8 bytes)					
0x00 5210		I2C_CR1	I2C control register 1	0x00		
0x00 5211		I2C_CR2	I2C control register 2	0x00		
0x00 5212		I2C_FREQR	I2C frequency register	0x00		
0x00 5213		I2C_OARL	I2C own address register low	0x00		
0x00 5214		I2C_OARH	I2C own address register high	0x00		
0x00 5215			Reserved area (1 byte)			
0x00 5216	100	I2C_DR	I2C data register	0x00		
0x00 5217	I2C	I2C_SR1	I2C status register 1	0x00		
0x00 5218		I2C_SR2	I2C status register 2	0x00		
0x00 5219		I2C_SR3	I2C status register 3	0x00		
0x00 521A		I2C_ITR	I2C interrupt control register	0x00		
0x00 521B		I2C_CCRL	I2C clock control register low	0x00		
0x00 521C		I2C_CCRH	I2C clock control register high	0x00		
0x00 521D		I2C_TRISER	I2C TRISE register	0x02		
0x00 521E to 0x00 523F	Reserved area (24 bytes)					



Table 12. CPU/SWIM/debug module/interrupt controller registers (continued)

Address	Block	Register label Register name		Reset status
0x00 7F81 to 0x00 7F8F			Reserved area (15 bytes)	
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF
0x00 7F95	DM	DM_BK2RL	DM breakpoint 2 register low byte	0xFF
0x00 7F96		DM_CR1	DM debug module control register 1	0x00
0x00 7F97		DM_CR2	DM debug module control register 2	0x00
0x00 7F98		DM_CSR1	DM debug module control/status register 1	0x10
0x00 7F99		DM_CSR2	DM debug module control/status register 2	0x00
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF
0x00 7F9B to 0x00 7F9F			Reserved area (5 bytes)	

^{1.} Accessible by debug module only

Table 13. Temporary memory unprotection registers

Address	Block	Register label Register name		Reset status
0x00 5800		TMU_K1	Temporary memory unprotection key register 1	0x00
0x00 5801		TMU_K2	Temporary memory unprotection key register 2	0x00
0x00 5802		TMU_K3	Temporary memory unprotection key register 3	0x00
0x00 5803		TMU_K4	Temporary memory unprotection key register 4	0x00
0x00 5804	TMU	TMU_K5	Temporary memory unprotection key register 5	0x00
0x00 5805		TMU_K6	Temporary memory unprotection key register 6	0x00
0x00 5806		TMU_K7	Temporary memory unprotection key register 7	0x00
0x00 5807		TMU_K8	Temporary memory unprotection key register 8	0x00
0x00 5808		TMU_CSR	Temporary memory unprotection control and status register	0x00

^{2.} Product dependent value, see Figure 5: Register and memory map of STM8A products.

Option bytes STM8AF6246/48/66/68

Table 16. Option byte description

Option byte no.	Description
	·
OPT0	ROP[7:0]: Memory readout protection (ROP) 0xAA: Enable readout protection (write access via SWIM protocol) Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM memory readout protection for details.
	UBC[5:0]: User boot code area
OPT1	0x00: No UBC, no write-protection 0x01: Page 0 to 1 defined as UBC, memory write-protected 0x02: Page 0 to 3 defined as UBC, memory write-protected 0x03 to 0x3F: Pages 4 to 63 defined as UBC, memory write-protected Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM write protection for more details.
	AFR7: Alternate function remapping option 7
	0: Port D4 alternate function = TIM2_CH1 1: Port D4 alternate function = BEEP
	AFR6: Alternate function remapping option 6
	0: Port B5 alternate function = AIN5, port B4 alternate function = AIN4 1: Port B5 alternate function = I ² C_SDA, port B4 alternate function = I ² C_SCL.
	AFR5: Alternate function remapping option 5
	0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2, port B1 alternate function = AIN1, port B0 alternate function = AIN0. 1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH1N.
	AFR4: Alternate function remapping option 4
OPT2	Reserved, bit must be kept at "0"
01.12	AFR3: Alternate function remapping option 3
	0: Port D0 alternate function = TIM3_CH2 1: Port D0 alternate function = TIM1_BKIN
	AFR2: Alternate function remapping option 2
	0: Port D0 alternate function = TIM3_CH2
	1: Port D0 alternate function = CLK_CCO Note: AFR2 option has priority over AFR3 if both are activated
	AFR1: Alternate function remapping option 1
	0: Port A3 alternate function = TIM2_CH3, port D2 alternate function TIM3_CH1.
	1: Port A3 alternate function = TIM3_CH1, port D2 alternate function TIM2_CH3.
	AFR0: Alternate function remapping option 0
	0: Port D3 alternate function = TIM2_CH2 1: Port D3 alternate function = ADC_ETR

Table 22. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
+	V _{DD} rise time rate	-	2 ⁽¹⁾	-	∞	μs/V
t _{VDD}	V _{DD} fall time rate	-	2 ⁽¹⁾	-	-	μ5/ ν
	Reset release delay	V _{DD} rising	-	1	1.7	ms
t _{TEMP}	Reset generation delay	V _{DD} falling	-	3	-	μs
V _{IT+}	Power-on reset threshold ⁽²⁾ (3)	-	2.65	2.8	2.95	V
V _{IT-}	Brown-out reset threshold	-	2.58	2.73	2.88	V
V _{HYS(BOR)}	Brown-out reset hysteresis	-	-	70 ⁽¹⁾	-	mV

^{1.} Guaranteed by design, not tested in production

^{2.} If V_{DD} is below 3 V, the code execution is guaranteed above the V_{IT-} and V_{IT+} thresholds. RAM content is kept. The EEPROM programming sequence must not be initiated.

^{3.} There is inrush current into V_{DD} present after device power on to charge C_{EXT} capacitor. This inrush energy depends from C_{EXT} capacitor value. For example, a C_{EXT} of $1\mu F$ requires Q=1 μF x 1.8V=1.8 μC .

Table 26. Programming current consumption

Symbol	Parameter	Conditions	Тур	Max	Unit
I _{DD(PROG)}	Programming current	V _{DD} = 5 V, -40 °C to 150 °C, erasing and programming data or Flash program memory	1.0	1.7	mA


Table 27. Typical peripheral current consumption $V_{DD} = 5.0 V^{(1)}$

Symbol	Parameter	Typ. f _{master} = 2 MHz	Typ. f _{master} = 16 MHz	Unit
I _{DD(TIM1)}	TIM1 supply current ⁽²⁾	0.03	0.23	
I _{DD(TIM2)}	TIM2 supply current (2)	0.02	0.12	
I _{DD(TIM3)}	TIM3 supply current ⁽²⁾	0.01	0.1	
I _{DD(TIM4)}	TIM4 supply current ⁽²⁾	0.004	0.03	
I _{DD(LINUART)}	LINUART supply current ⁽²⁾	0.03	0.11	
I _{DD(SPI)}	SPI supply current ⁽²⁾	0.01	0.04	mA
I _{DD(I²C)}	I ² C supply current ⁽²⁾	0.02	0.06	
I _{DD(AWU)}	AWU supply current ⁽²⁾	0.003	0.02	
I _{DD(TOT_DIG)}	All digital peripherals on	0.22	1	
I _{DD(ADC)}	ADC supply current when converting ⁽³⁾	0.93	0.95	

Typical values not tested in production. Since the peripherals are powered by an internally regulated, constant digital supply voltage, the values are similar in the full supply voltage range.

Current consumption curves

Figure 10 to *Figure 15* show typical current consumption measured with code executing in RAM.



^{2.} Data based on a differential I_{DD} measurement between no peripheral clocked and a single active peripheral. This measurement does not include the pad toggling consumption.

Data based on a differential I_{DD} measurement between reset configuration and continuous A/D conversions.

Resonator

CL1
OSCIN
Resonator

CL2
OSCOUT

STM8

Figure 17. HSE oscillator circuit diagram

HSE oscillator critical g_m formula

The crystal characteristics have to be checked with the following formula:

where g_{mcrit} can be calculated with the crystal parameters as follows:

$$g_{mcrit} = (2 \times \Pi \times {}^{f}HSE)^{2} \times R_{m}(2Co + C)^{2}$$

 R_{m} : Notional resistance (see crystal specification)

L_m: Notional inductance (see crystal specification)

C_m: Notional capacitance (see crystal specification)

Co: Shunt capacitance (see crystal specification)

 $C_{1,1} = C_{1,2} = C$: Grounded external capacitance


10.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for V_{DD} and T_A.

High speed internal RC oscillator (HSI)

Table 30. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	16	-	MHz




Package information STM8AF6246/48/66/68

11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

11.1 VFQFPN32 package information

Figure 42. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline



1. Drawing is not to scale.

11.2 LQFP48 package information

Figure 45. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.



Table 47. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symphol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

11.3 LQFP32 package information


SEATING PLANE С 0.25 mm GAUGE PLANE С CCC D F D1 D3 16 ⊞ --╨ Ш ----_____9 PIN 1 **IDENTIFICATION** 5V_ME_V2

Figure 48. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

12 Ordering information

Figure 51. STM8AF6246/48/66/68 ordering information scheme⁽¹⁾ (2)



- For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the nearest ST Sales Office.
- 2. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.
- Customer specific FASTROM code or custom device configuration. This field shows 'SSS' if the device contains a super set silicon, usually equipped with bigger memory and more I/Os. This silicon is supposed to be replaced later by the target silicon.

DocID14952 Rev 11

STM8AF6246/48/66/68 Revision history

Table 50. Document revision history (continued)

Date	Revision	Changes	
18-Jul-2012	6 (continued)	Section: Reset pin characteristics: updated text below Figure: Typical NRST pull-up current Ipu vs VDD. Figure: Recommended reset pin protection: updated unit of capacitor. Table: SPI characteristics: updated SCK high and low time conditions and values. Figure: SPI timing diagram - master mode: replaced 'SCK input' signals with 'SCK output' signals. Updated Table: VFQFPN 32-lead very thin fine pitch quad flat no-lead package mechanical data, Table: LQFP 48-pin low profile quad flat package mechanical data, and Table: LQFP 32-pin low profile quad flat package mechanical data. Replaced Figure: LQFP 48-pin low profile quad flat package (7 x 7) and Figure: LQFP 32-pin low profile quad flat package (7 x 7). Added Figure: LQFP 48-pin recommended footprint and Figure: LQFP 32-pin recommended footprint. Figure: Ordering information scheme(1): added footnote 1, added "xxx" and footnote 2, updated example and device family; added FASTROM. Section: C and assembly toolchains: added www.iar.com	
04-Apr-2014	7	Updated: - Table: Device summary, - Table: STM8AF62xx product line-up, - Table: STM8AF/H61xx product line-up. - SPI description in Features. - The typical and maximum values for t _{TEMP} reset release delay in Table: Operating conditions at power-up/power-down. - The symbol for NRST Input not filtered pulse duration in Table: NRST pin characteristics - The address and comment of Reset interrupt in Table: STM8A interrupt table. Added the three footnotes to Figure VFQFPN 32-lead very thin fine pitch quad flat no-lead package (5 x 5).	
24-Jun-2014	8	Updated <i>Table: HSI oscillator characteristics.</i> Added HSI accuracy and removed temperature range B in <i>Figure:</i> Ordering information scheme(1).	
12-Nov-2014	9	Updates in <i>Table: HSI oscillator characteristics</i> (HSI oscillator accuracy (factory calibrated) values) and <i>Figure: Ordering information scheme(1)</i> (changed the value for I).	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

