

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details Product Status	Not For New Designs	
	<u> </u>	
Core Processor	STM8A	
Core Size	8-Bit	
Speed	16MHz	
Connectivity	I ² C, LINbus, SPI, UART/USART	
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT	
Number of I/O	25	
Program Memory Size	16KB (16K x 8)	
Program Memory Type	FLASH	
EEPROM Size	512 x 8	
RAM Size	2K x 8	
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V	
Data Converters	A/D 7x10b	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 150°C (TA)	
Mounting Type	Surface Mount	
Package / Case	32-VFQFN Exposed Pad	
Supplier Device Package	32-VFQFPN (5x5)	
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6246udx	

		5.7.4	Advanced control and general purpose timers	21
		5.7.5	Basic timer	22
	5.8	Analog	-to-digital converter (ADC)	. 23
	5.9	Comm	unication interfaces	. 23
		5.9.1	Serial peripheral interface (SPI)	24
		5.9.2	Inter integrated circuit (I ² C) interface	24
		5.9.3	Universal asynchronous receiver/transmitter with LIN support (LINUART)	25
	5.10	Input/o	utput specifications	. 26
6	Pino	uts and	pin description	. 27
	6.1	Packag	ge pinouts	. 27
	6.2	Alterna	te function remapping	. 31
7	Mem	ory and	register map	. 32
	7.1	Memor	y map	. 32
	7.2	Registe	er map	. 33
8	Inter	rupt tab	le	. 43
9	Optio	on bytes	S	. 44
10	Elect	rical ch	aracteristics	. 49
	10.1	Paramo	eter conditions	. 49
		10.1.1	Minimum and maximum values	49
		10.1.2	Typical values	49
		10.1.3	Typical curves	49
		10.1.4	Loading capacitor	49
		10.1.5	Pin input voltage	50
	10.2	Absolu	te maximum ratings	. 50
	10.3	Operat	ing conditions	. 52
		10.3.1	VCAP external capacitor	54
		10.3.2	Supply current characteristics	54
		10.3.3	External clock sources and timing characteristics	57
		10.3.3 10.3.4	External clock sources and timing characteristics	
				59
		10.3.4	Internal clock sources and timing characteristics	59 62

STM8AF6246/48/66/68 List of tables

List of tables

Table 1.	STM8AF6246/48/66/68 product line-up	11
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	19
Table 3.	Advanced control and general purpose timers	
Table 4.	TIM4	22
Table 5.	ADC naming	23
Table 6.	Communication peripheral naming correspondence	23
Table 7.	Legend/abbreviation	
Table 8.	STM8AF6246/48/66/68 (32 Kbyte) microcontroller pin description	
Table 9.	Memory model for the devices covered in this datasheet	
Table 10.	I/O port hardware register map	
Table 11.	General hardware register map	
Table 12.	CPU/SWIM/debug module/interrupt controller registers	
Table 13.	Temporary memory unprotection registers	
Table 14.	STM8A interrupt table	
Table 15.	Option bytes	
Table 16.	Option byte description	
Table 17.	Voltage characteristics	
Table 18.	Current characteristics	
Table 19.	Thermal characteristics.	
Table 20.	Operating lifetime	
Table 21.	General operating conditions	
Table 22.	Operating conditions at power-up/power-down	
Table 23.	Total current consumption in Run, Wait and Slow mode.	
	General conditions for V_{DD} apply, T_A = -40 to 150 °C	54
Table 24.	Total current consumption in Halt and Active-halt modes.	
	General conditions for V _{DD} apply, T _A = -40 to 55 °C	55
Table 25.	Oscillator current consumption	
Table 26.	Programming current consumption	
Table 27.	Typical peripheral current consumption V _{DD} = 5.0 V	
Table 28.	HSE user external clock characteristics	
Table 29.	HSE oscillator characteristics	
Table 30.	HSI oscillator characteristics	59
Table 31.	LSI oscillator characteristics	60
Table 32.	Flash program memory/data EEPROM memory	
Table 33.	Flash program memory	
Table 34.	Data memory	
Table 35.	I/O static characteristics	63
Table 36.	NRST pin characteristics	
Table 37.	TIM 1, 2, 3, and 4 electrical specifications	69
Table 38.	SPI characteristics	
Table 39.	I ² C characteristics	
Table 40.	ADC characteristics	
Table 41.	ADC accuracy for V _{DDA} = 5 V	74
Table 42.	EMS data	
Table 43.	EMI data	
Table 44.	ESD absolute maximum ratings	
Table 45.	Electrical sensitivities	
Table 46.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad	
	· · · · · · · · · · · · · · · · · · ·	



List of figures STM8AF6246/48/66/68

	recommended footprint	84
Figure 47.	LQFP48 marking example (package top view)	84
Figure 48.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	85
Figure 49.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	recommended footprint	87
Figure 50.	LQFP32 marking example (package top view)	87
Figure 51.	STM8AF6246/48/66/68 ordering information scheme ^{(1) (2)}	. 90



5 Product overview

This section describes the family features that are implemented in the products covered by this datasheet.

For more detailed information on each feature please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

5.1 STM8A central processing unit (CPU)

The 8-bit STM8A core is a modern CISC core and has been designed for code efficiency and performance. It contains 21 internal registers (six directly addressable in each execution context), 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

5.1.1 Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus with single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter with 16-Mbyte linear memory space
- 16-bit stack pointer with access to a 64 Kbyte stack
- 8-bit condition code register with seven condition flags for the result of the last instruction.

5.1.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for efficient implementation of local variables and parameter passing

5.1.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

14/99 DocID14952 Rev 11



5.4.2 Write protection (WP)

Write protection in application mode is intended to avoid unintentional overwriting of the memory. The write protection can be removed temporarily by executing a specific sequence in the user software.

5.4.3 Protection of user boot code (UBC)

If the user chooses to update the Flash program memory using a specific boot code to perform in application programming (IAP), this boot code needs to be protected against unwanted modification.

In the STM8A a memory area of up to 32 Kbyte can be protected from overwriting at user option level. Other than the standard write protection, the UBC protection can exclusively be modified via the debug interface, the user software cannot modify the UBC protection status.

The UBC memory area contains the reset and interrupt vectors and its size can be adjusted in increments of 512 bytes by programming the UBC and NUBC option bytes (see Section 9: Option bytes on page 44).




Figure 2. Flash memory organization of STM8AF6246/48/66/68


5.5.2 16 MHz high-speed internal RC oscillator (HSI)

- Default clock after reset 2 MHz (16 MHz/8)
- Fast wakeup time

User trimming

The register CLK_HSITRIMR with three trimming bits plus one additional bit for the sign permits frequency tuning by the application program. The adjustment range covers all possible frequency variations versus supply voltage and temperature. This trimming does not change the initial production setting.

For reason of compatibility with other devices from the STM8A family, a special mode with only two trimming bits plus sign can be selected. This selection is controlled with the HSITRIM0 bit in the option byte registers OPT3 and NOPT3.



TIM1: Advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and bridge driver.

- 16-bit up, down and up/down AR (auto-reload) counter with 16-bit fractional prescaler.
- Four independent CAPCOM channels configurable as input capture, output compare,
 PWM generation (edge and center aligned mode) and single pulse mode output
- Trigger module which allows the interaction of TIM1 with other on-chip peripherals. In the present implementation it is possible to trigger the ADC upon a timer event.
- External trigger to change the timer behavior depending on external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Interrupt sources: 4 x input capture/output compare, 1 x overflow/update, 1 x break

TIM2 and TIM3: 16-bit general purpose timers

- 16-bit auto-reload up-counter
- 15-bit prescaler adjustable to fixed power of two ratios 1...32768
- Timers with three or two individually configurable CAPCOM channels
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update

5.7.5 Basic timer

The typical usage of this timer (TIM4) is the generation of a clock tick.

Table 4. TIM4

Timer	Counter width	Counter type	Prescaler factor	Channels	Inverted outputs	Repetition counter	trigger unit	External trigger	Break input
TIM4	8-bit	Up	2 ⁿ n = 0 to 7	0	None	No	No	No	No

- 8-bit auto-reload, adjustable prescaler ratio to any power of two from 1 to 128
- Clock source: master clock
- Interrupt source: 1 x overflow/update

Table 8. STM8AF6246/48/66/68 (32 Kbyte) microcontroller pin description⁽¹⁾⁽²⁾ (continued)

	in nber				Inpu			Out				in description: ** (co	,
LQFP48	VFQFPN/LQFP32	Pin name	Туре	floating	mdm	Ext. interrupt	High sink	Speed	ОО	d d	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
24		PE6/AIN9	I/O	X	Χ	Χ	-	01	Χ	Χ	Port E7	Analog input 9	-
25	17	PE5/SPI_NSS	I/O	X	Х	Х	-	01	Х	Χ	Port E5	SPI master/slave select	-
26	18	PC1/TIM1_CH1	I/O	Х	Χ	Х	HS	О3	Х	Χ	Port C1	Timer 1 - channel 1	-
27	19	PC2/TIM1_CH2	I/O	Х	Х	Х	HS	О3	Х	Χ	Port C2	Timer 1- channel 2	-
28	20	PC3/TIM1_CH3	I/O	Х	Χ	Х	HS	О3	Х	Χ	Port C3	Timer 1 - channel 3	-
29	21	PC4/TIM1_CH4	I/O	Х	Χ	Х	HS	О3	Х	Χ	Port C4	Timer 1 - channel 4	-
30	22	PC5/SPI_SCK	I/O	X	Χ	Х		О3	Х	Χ	Port C5	SPI clock	-
31	-	V _{SSIO_2}	S	-	-	-	-	1	-	-	I/O groun	d	-
32	-	V _{DDIO_2}	S	-	-	-	-	1	-	-	I/O power supply		-
33	23	PC6/SPI_MOSI	I/O	х	Х	Х	-	О3	Х	Х	Port C6 SPI master out/ slave in		-
34	24	PC7/SPI_MISO	I/O	Х	Χ	Х	-	О3	Х	Χ	Port C7	SPI master in/ slave out	-
35	-	PG0	I/O	Х	Х	-	-	01	Х	Χ	Port G0	-	-
36	-	PG1	I/O	Х	Χ	-	-	01	Х	Χ	Port G1	-	-
37	-	PE3/TIM1_BKIN	I/O	Х	Χ	Χ	-	01	Х	Χ	Port E3	Timer 1 - break input	-
38	-	PE2/I ² C_SDA	I/O	Х	-	Х	-	01	T ⁽⁶⁾	-	Port E2	I ² C data	-
39	-	PE1/I ² C_SCL	I/O	Х	-	Х	-	01	T ⁽⁶⁾	-	Port E1	I ² C clock	-
40	-	PE0/CLK_CCO	I/O	х	Х	Х	-	О3	Х	Х	Port E0	Configurable clock output	-
41	25	PD0/TIM3_CH2	I/O	x	Х	х	HS	О3	х	x	Port D0	Timer 3 - channel 2	TIM1_BKIN [AFR3]/ CLK_CCO [AFR2]
42	26	PD1/SWIM ⁽⁷⁾	I/O	Х	X	Х	HS	O4	Х	X	Port D1	SWIM data interface	-
43	27	PD2/TIM3_CH1	I/O	x	Х	Х	HS	О3	Х	Х	Port D2	Timer 3 - channel 1	TIM2_CH3 [AFR1]
44	28	PD3/TIM2_CH2	I/O	X	X	Х	HS	О3	Х	Х	Port D3	Timer 2 - channel 2	ADC_ETR [AFR0]
45	29	PD4/TIM2_CH1/ BEEP	I/O	х	Х	Х	HS	О3	Х	Х	Port D4	Timer 2 - channel 1	BEEP output [AFR7]
46	30	PD5/ LINUART_TX	I/O	x	Х	Х	-	01	Х	Х	Port D5	LINUART data transmit	-

30/99 DocID14952 Rev 11

7 Memory and register map

7.1 Memory map

Figure 5. Register and memory map of STM8A products





Table 11. General hardware register map (continued)

Table 11. General nardware register map (continued)									
Address	Block	Register label	Register name	Reset status					
0x00 5265		TIM1_CCR1H	TIM1 capture/compare register 1 high	0x00					
0x00 5266		TIM1_CCR1L	TIM1 capture/compare register 1 low	0x00					
0x00 5267		TIM1_CCR2H	TIM1 capture/compare register 2 high	0x00					
0x00 5268		TIM1_CCR2L	TIM1 capture/compare register 2 low	0x00					
0x00 5269		TIM1_CCR3H	TIM1 capture/compare register 3 high	0x00					
0x00 526A	TIM1	TIM1_CCR3L	TIM1 capture/compare register 3 low	0x00					
0x00 526B		TIM1_CCR4H	TIM1 capture/compare register 4 high	0x00					
0x00 526C		TIM1_CCR4L	TIM1 capture/compare register 4 low	0x00					
0x00 526D		TIM1_BKR	TIM1 break register	0x00					
0x00 526E		TIM1_DTR	TIM1 dead-time register	0x00					
0x00 526F		TIM1_OISR	TIM1 output idle state register	0x00					
0x00 5270 to 0x00 52FF		Re	served area (147 bytes)						
0x00 5300		TIM2_CR1	TIM2 control register 1	0x00					
0x00 5301		TIM2_IER	TIM2 interrupt enable register	0x00					
0x00 5302		TIM2_SR1	TIM2 status register 1	0x00					
0x00 5303		TIM2_SR2	TIM2 status register 2	0x00					
0x00 5304		TIM2_EGR	TIM2 event generation register	0x00					
0x00 5305		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00					
0x00 5306		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00					
0x00 5307		TIM2_CCMR3	TIM2 capture/compare mode register 3	0x00					
0x00 5308		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00					
0x00 5309	TIM2	TIM2_CCER2	TIM2 capture/compare enable register 2	0x00					
0x00 530A		TIM2_CNTRH	TIM2 counter high	0x00					
0x00 530B		TIM2_CNTRL	TIM2 counter low	0x00					
00 530C0x		TIM2_PSCR	TIM2 prescaler register	0x00					
0x00 530D		TIM2_ARRH	TIM2 auto-reload register high	0xFF					
0x00 530E		TIM2_ARRL	TIM2 auto-reload register low	0xFF					
0x00 530F		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00					
0x00 5310		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00					
0x00 5311		TIM2_CCR2H	TIM2 capture/compare reg. 2 high	0x00					
0x00 5312		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00					
0x00 5313		TIM2_CCR3H	TIM2 capture/compare register 3 high	0x00					



Option bytes STM8AF6246/48/66/68

9 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Each option byte has to be stored twice, for redundancy, in a regular form (OPTx) and a complemented one (NOPTx), except for the ROP (read-out protection) option byte and option bytes 8 to 16.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in *Table 15: Option bytes* below.

Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP and UBC options that can only be toggled in ICP mode (via SWIM).

Refer to the STM8 Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Table 15. Option bytes

Addr.	Option	Option		Option bits					Factory default		
Addi.	name	byte no.	7	6	5	4	3	2	1	0	setting
0x00 4800	Read-out protection (ROP)	OPT0		ROP[7:0]						0x00	
0x00 4801	User boot code	OPT1	Rese	erved			UBC	C[5:0]			0x00
0x00 4802	(UBC)	NOPT1	Rese	Reserved			NUB	C[5:0]			0xFF
0x00 4803	Alternate function	OPT2	AFR7	AFR6	AFR5	AFR4	AFR3	AFR2	AFR1	AFR0	0x00
0x00 4804	remapping (AFR)	NOPT2	NAFR 7	NAFR 6	NAFR 5	NAFR 4	NAFR 3	NAFR 2	NAFR 1	NAFR 0	0xFF
0x00 4805	Watchdog	OPT3		Reserved	d	16MHZ TRIM0	LSI _EN	IWDG _HW	WWDG _HW	WWDG _HALT	0x00
0x00 4806	option	NOPT3		Reserved	d	N16MHZ TRIM0	NLSI _EN	NIWDG _HW	NWWD G_HW	NWWG _HALT	0xFF
0x00 4807	Clock	OPT4		Res	served		EXT CLK	CKAWU SEL	PRS C1	PRS C0	0x00
0x00 4808	option	NOPT4		Reserved			NEXT CLK	NCKAW USEL	NPR SC1	NPR SC0	0xFF
0x00 4809	HSE clock	OPT5		HSECNT[7:0]					0x00		
0x00 480A	startup	NOPT5				NHSE	CNT[7:0]				0xFF

STM8AF6246/48/66/68 Option bytes


Table 16. Option byte description (continued)

Table 16. Option byte description (continued)								
Option byte no.	Description							
	HSITRIM: Trimming option for 16 MHz internal RC oscillator 0: 3-bit on-the-fly trimming (compatible with devices based on the 128K silicon) 1: 4-bit on-the-fly trimming							
	LSI_EN: Low speed internal clock enable 0: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source							
OPT3	IWDG_HW: Independent watchdog 0: IWDG independent watchdog activated by software 1: IWDG independent watchdog activated by hardware							
	WWDG_HW: Window watchdog activation 0: WWDG window watchdog activated by software 1: WWDG window watchdog activated by hardware							
	WWDG_HALT: Window watchdog reset on Halt 0: No reset generated on Halt if WWDG active 1: Reset generated on Halt if WWDG active							
	EXTCLK: External clock selection 0: External crystal connected to OSCIN/OSCOUT 1: External clock signal on OSCIN							
OPT4	CKAWUSEL: Auto-wakeup unit/clock 0: LSI clock source selected for AWU 1: HSE clock with prescaler selected as clock source for AWU							
	PRSC[1:0]: AWU clock prescaler 00: Reserved 01: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler 11: 4 MHz to 128 kHz prescaler							
OPT5	HSECNT[7:0]: HSE crystal oscillator stabilization time This configures the stabilization time to 0.5, 8, 128, and 2048 HSE cycles with corresponding option byte values of 0xE1, 0xD2, 0xB4, and 0x00.							
ОРТ6	TMU[3:0]: Enable temporary memory unprotection 0101: TMU disabled (permanent ROP). Any other value: TMU enabled.							
OPT7	Reserved							
OPT8	TMU_KEY 1 [7:0]: Temporary unprotection key 0 Temporary unprotection key: Must be different from 0x00 or 0xFF							
OPT9	TMU_KEY 2 [7:0]: Temporary unprotection key 1 Temporary unprotection key: Must be different from 0x00 or 0xFF							
OPT10	TMU_KEY 3 [7:0]: Temporary unprotection key 2 Temporary unprotection key: Must be different from 0x00 or 0xFF							
OPT11	TMU_KEY 4 [7:0]: Temporary unprotection key 3 Temporary unprotection key: Must be different from 0x00 or 0xFF							

10.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 7.

Figure 7. Pin input voltage



10.2 Absolute maximum ratings

Stresses above those listed as 'absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol Ratings Min Max Unit $V_{DDx} - V_{SS}$ Supply voltage (including V_{DDA and} V_{DDIO})⁽¹⁾ -0.3 6.5 Input voltage on true open drain pins (PE1, PE2)(2) V_{SS} - 0.3 6.5 V_{IN} Input voltage on any other pin(2) $V_{SS} - 0.3$ $V_{DD} + 0.3$ $|V_{DDx} - V_{DD}|$ Variations between different power pins 50 mV $|V_{SSx} - V_{SS}|$ Variations between all the different ground pins 50 see Absolute maximum ratings V_{ESD} Electrostatic discharge voltage (electrical sensitivity) on page 76

Table 17. Voltage characteristics

50/99 DocID14952 Rev 11


All power (V_{DD}, V_{DDIO}, V_{DDA}) and ground (V_{SS}, V_{SSIO}, V_{SSA}) pins must always be connected to the external power supply

I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected

10.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 21*. Care should be taken to limit the series inductance to less than 15 nH.

Figure 9. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

10.3.2 Supply current characteristics

The current consumption is measured as described in *Figure 6 on page 49* and *Figure 7 on page 50*.

If not explicitly stated, general conditions of temperature and voltage apply.


Table 23. Total current consumption in Run, Wait and Slow mode. General conditions for V_{DD} apply, T_A = -40 to 150 °C

Symbol	Parameter	Condi	Тур	Max	Unit	
		All peripherals	f _{CPU} = 16 MHz	7.4	14	
(1)	Supply	clocked, code executed from Flash	f _{CPU} = 8 MHz	4.0	7.4 ⁽²⁾	
I _{DD(RUN)} ⁽¹⁾	current in Run mode	program memory, HSE external clock	f _{CPU} = 4 MHz	2.4	4.1 ⁽²⁾	
		(without resonator)	f _{CPU} = 2 MHz	1.5	2.5	
		All peripherals	f _{CPU} = 16 MHz	3.7	5.0	
(1)	Supply current in Run mode	clocked, code executed from RAM and EEPROM, HSE external clock	f _{CPU} = 8 MHz	2.2	3.0 ⁽²⁾	
I _{DD(RUN)} ⁽¹⁾			f _{CPU} = 4 MHz	1.4	2.0 ⁽²⁾	
		(without resonator)	f _{CPU} = 2 MHz	1.0	1.5	mA
			f _{CPU} = 16 MHz	1.65	2.5	
I _{DD(WFI)} ⁽¹⁾	Supply current in	CPU stopped, all	f _{CPU} = 8 MHz	1.15	1.9 ⁽²⁾	
'DD(WFI)` ′	Wait mode	peripherals off, HSE external clock	f _{CPU} = 4 MHz	0.90	1.6 ⁽²⁾	
			f _{CPU} = 2 MHz	0.80	1.5	
(1)	Supply current in	f _{CPU} scaled down, all peripherals off,	Ext. clock 16 MHz f _{CPU} = 125 kHz	1.50	1.95	
I _{DD(SLOW)} ⁽¹⁾	Slow mode	code executed from RAM	LSI internal RC f _{CPU} = 128 kHz	1.50	1.80 ⁽²⁾	

^{1.} The current due to I/O utilization is not taken into account in these values.

5//

^{2.} Values not tested in production. Design guidelines only.



10.3.12 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

Functional EMS (electromagnetic susceptibility)

While executing a simple application (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be recovered by applying a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 42. EMS data

Symbol	Parameter	Conditions	Level/class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_A = 25 °C, f_{MASTER} = 16 MHz (HSI clock), Conforms to IEC 1000-4-2	3/B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_{A} = 25 °C, f_{MASTER} = 16 MHz (HSI clock), Conforms to IEC 1000-4-4	4/A



Static latch-up

Two complementary static tests are required on 10 parts to assess the latch-up performance.

- A supply overvoltage (applied to each power supply pin) and
- A current injection (applied to each input, output and configurable I/O pin) are performed on each sample.

This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 45. Electrical sensitivities

Symbol	Parameter	Conditions	Class ⁽¹⁾
		T _A = 25 °C	
LU	Static latch-up class	$T_A = 85$ °C	
LO		T _A = 125 °C	A
		T _A = 150 °C	

Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).


Package information STM8AF6246/48/66/68

11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

11.1 VFQFPN32 package information

Figure 42. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline



1. Drawing is not to scale.

Package information STM8AF6246/48/66/68




Figure 46. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 47. LQFP48 marking example (package top view)

577

Package information STM8AF6246/48/66/68

Table 48. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.