



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	38
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6248tay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Introduction

This datasheet refers to the STM8AF6246, STM8AF6248, STM8AF6266 and STM8AF6268 products with 16 to 32 Kbyte of Flash program memory.

In the order code, the letter 'F' refers to product versions with data EEPROM and 'H' refers to product versions without data EEPROM. The identifiers 'F' and 'H' do not coexist in a given order code.

The datasheet contains the description of family features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8 Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



3 Product line-up

Order code	Package	Medium density Flash program memory (byte)	RAM (byte)	Data EE (byte)	10-bit A/D ch.	Timers (IC/OC/PWM)	Serial interfaces	l/0 wakeup pins
STM8AF/P6268		32 K		1 K	10	1x8-bit: TIM4		
STM8AF/P6248	(7x7)	16 K		0.5 K		TIM2, TIM3 (9/9/9)	SPI, I ² C	38/35
STM8AF/P6266		32 K	82 K 2 K	1 K		1x8-bit: TIM4	LIN(UART), SPI, I²C	25/23
STM8AF/P6246	LQFP32 (7x7)	16 K		0.5 K	7	3x16-dit: TIM1, TIM2, TIM3 (8/8/8)		
STM8AF/P6266		32 K		1 K		1x8-bit: TIM4		
STM8AF/P6246	VFQFPN32 V8AF/P6246			0.5 K	7	3x16-dit: TIM1, TIM2, TIM3 (8/8/8)	SPI, I ² C	25/23

Table 1. STM8AF6246/48/66/68 product line-up



UART mode

- Full duplex, asynchronous communications NRZ standard format (mark/space)
- High-precision baud rate generator
 - A common programmable transmit and receive baud rates up to f_{MASTER}/16
- Programmable data word length (8 or 9 bits) 1 or 2 stop bits parity control
- Separate enable bits for transmitter and receiver
- Error detection flags
- Reduced power consumption mode
- Multi-processor communication enter mute mode if address match does not occur
- Wakeup from mute mode (by idle line detection or address mark detection)
- Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line

5.10 Input/output specifications

The product features four different I/O types:

- Standard I/O 2 MHz
- Fast I/O up to 10 MHz
- High sink 8 mA, 2 MHz
- True open drain (I²C interface)

To decrease EMI (electromagnetic interference), high sink I/Os have a limited maximum slew rate. The rise and fall times are similar to those of standard I/Os.

The analog inputs are equipped with a low leakage analog switch. Additionally, the schmitttrigger input stage on the analog I/Os can be disabled in order to reduce the device standby consumption.

STM8A I/Os are designed to withstand current injection. For a negative injection current of 4 mA, the resulting leakage current in the adjacent input does not exceed 1 μ A. Thanks to this feature, external protection diodes against current injection are no longer required.



6 Pinouts and pin description

6.1 Package pinouts



1. (HS) high sink capability.





2. (HS) high sink capability.

Table 7. Legend/abbreviation

Туре	I= input, O = output, S = power supply					
Level	Input CM = CMOS (standard for all I/Os)					
	Output	HS = High sink (8 mA)				
Output speed	01 = Stand 02 = Fast (03 = Fast/s 04 = Fast/s	ard (up to 2 MHz) up to 10 MHz) low programmability with slow as default state after reset low programmability with fast as default state after reset				
Port and control	Input	float = floating, wpu = weak pull-up				
configuration	Output	T = true open drain, OD = open drain, PP = push pull				
Reset state	Bold X (pin state after reset release). Unless otherwise specified, the pin state is the same during the reset phase (i.e. "under reset") and after internal reset release (i.e. at reset state).					



Address	Block	Register label	Register name	Reset status
0x00 7F81 to 0x00 7F8F			Reserved area (15 bytes)	
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF
0x00 7F95	DM	DM_BK2RL	DM breakpoint 2 register low byte	0xFF
0x00 7F96		DM_CR1	DM debug module control register 1	0x00
0x00 7F97		DM_CR2	DM debug module control register 2	0x00
0x00 7F98		DM_CSR1	DM debug module control/status register 1	0x10
0x00 7F99		DM_CSR2	DM debug module control/status register 2	0x00
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF
0x00 7F9B to 0x00 7F9F			Reserved area (5 bytes)	-

Table 12. CPU/SWIM/debug module/interrupt controller registers (continued)

1. Accessible by debug module only

2. Product dependent value, see Figure 5: Register and memory map of STM8A products.

Address	Block	Register label Register name		Reset status		
0x00 5800		TMU_K1	Temporary memory unprotection key register 1	0x00		
0x00 5801		TMU_K2	Temporary memory unprotection key register 2	0x00		
0x00 5802		TMU_K3	Temporary memory unprotection key register 3	0x00		
0x00 5803	TMU_K4		Temporary memory unprotection key register 4	0x00		
0x00 5804	TMU_K5		Temporary memory unprotection key register 5	0x00		
0x00 5805		TMU_K6	Temporary memory unprotection key register 6	0x00		
0x00 5806		TMU_K7	Temporary memory unprotection key register 7	0x00		
0x00 5807		TMU_K8	Temporary memory unprotection key register 8	0x00		
0x00 5808		TMU_CSR	Temporary memory unprotection control and status register	0x00		

Table 13. Temporary memory unprotection registers



8 Interrupt table

Priority	Source block	Description	Interrupt vector address	Wakeup from Halt	Comments
-	Reset	Reset	0x00 8000	Yes	User RESET vector
-	TRAP	SW interrupt	0x00 8004	-	-
0	TLI	External top level interrupt	0x00 8008	-	-
1	AWU	Auto-wakeup from Halt	0x00 800C	Yes	-
2	Clock controller	Main clock controller	0x00 8010	-	-
3	MISC	Ext interrupt E0	0x00 8014	Yes	Port A interrupts
4	MISC	Ext interrupt E1	0x00 8018	Yes	Port B interrupts
5	MISC	Ext interrupt E2	0x00 801C	Yes	Port C interrupts
6	MISC	Ext interrupt E3	0x00 8020	Yes	Port D interrupts
7	MISC	Ext interrupt E4	0x00 8024	Yes	Port E interrupts
8	Reserved ⁽¹⁾	-	-	-	-
9	Reserved ⁽¹⁾	-	-	-	-
10	SPI	End of transfer	0x00 8030	Yes	-
11	Timer 1	Update/overflow/ trigger/break	0x00 8034	-	-
12	Timer 1	Capture/compare	0x00 8038	-	-
13	Timer 2	Update/overflow	0x00 803C	-	-
14	Timer 2	Capture/compare	0x00 8040	-	-
15	Timer 3	Update/overflow	0x00 8044	-	-
16	Timer 3	Capture/compare	0x00 8048	-	-
17	Reserved ⁽¹⁾	-	-	-	-
18	Reserved ⁽¹⁾	-	-	-	-
19	I ² C	I ² C interrupts	0x00 8054	Yes	-
20	LINUART	Tx complete/error	0x00 8058	-	-
21	LINUART	Receive data full reg.	0x00 805C	-	-
22	ADC	End of conversion	0x00 8060	-	-
23	Timer 4	Update/overflow	0x00 8064	-	-
24	EEPROM	End of Programming/ Write in not allowed area	0x00 8068	-	-

Table 14. STM8A interrupt table

1. All reserved and unused interrupts must be initialized with 'IRET' for robust programming.



Addu	Option	Option		Option bits							Factory
Addr.	name	byte no.	7	6	5	4	3	2	1	0	setting
0x00 480B		OPT6		TMU[3:0]							0x00
0x00 480C		NOPT6		NTMU[3:0]							0xFF
0x00 480D	Flash wait	OPT7		Reserved WA STA						WAIT STATE	0x00
0x00 480E	states	NOPT7				Reserve	d			NWAIT STATE	0xFF
0x00 480F				Reserved							
0x00 4810		OPT8				TMU_K	EY 1 [7:0]]			0x00
0x00 4811		OPT9		TMU_KEY 2 [7:0]						0x00	
0x00 4812		OPT10		TMU_KEY 3 [7:0]						0x00	
0x00 4813		OPT11		TMU_KEY 4 [7:0]						0x00	
0x00 4814	ТМU	OPT12		TMU_KEY 5 [7:0]						0x00	
0x00 4815		OPT13				TMU_K	EY 6 [7:0]]			0x00
0x00 4816		OPT14				TMU_K	EY 7 [7:0]]			0x00
0x00 4817	-	OPT15		TMU_KEY 8 [7:0]						0x00	
0x00 4818	-	OPT16		TMU_MAXATT [7:0]						0xC7	
0x00 4819 to 487D						Reserved					L
0x00 487E	Boot-	OPT17				BL	[7:0]				0x00
0x00 487F	loader ⁽¹⁾	NOPT17				NB	L[7:0]				0xFF

Table 15. Option bytes (continued)

1. This option consists of two bytes that must have a complementary value in order to be valid. If the option is invalid, it has no effect on EMC reset.



Option byte no.	Description
	HSITRIM: Trimming option for 16 MHz internal RC oscillator 0: 3-bit on-the-fly trimming (compatible with devices based on the 128K silicon) 1: 4-bit on-the-fly trimming
	LSI_EN: Low speed internal clock enable 0: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source
OPT3	IWDG_HW: Independent watchdog 0: IWDG independent watchdog activated by software 1: IWDG independent watchdog activated by hardware
	WWDG_HW: Window watchdog activation 0: WWDG window watchdog activated by software 1: WWDG window watchdog activated by hardware
	WWDG_HALT: Window watchdog reset on Halt 0: No reset generated on Halt if WWDG active 1: Reset generated on Halt if WWDG active
	EXTCLK: External clock selection 0: External crystal connected to OSCIN/OSCOUT 1: External clock signal on OSCIN
OPT4	CKAWUSEL: Auto-wakeup unit/clock 0: LSI clock source selected for AWU 1: HSE clock with prescaler selected as clock source for AWU
	PRSC[1:0]: AWU clock prescaler 00: Reserved 01: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler 11: 4 MHz to 128 kHz prescaler
OPT5	HSECNT[7:0]: HSE crystal oscillator stabilization time This configures the stabilization time to 0.5, 8, 128, and 2048 HSE cycles with corresponding option byte values of 0xE1, 0xD2, 0xB4, and 0x00.
OPT6	TMU [3:0]: Enable temporary memory unprotection 0101: TMU disabled (permanent ROP). Any other value: TMU enabled.
OPT7	Reserved
OPT8	TMU_KEY 1 [7:0]: Temporary unprotection key 0 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT9	TMU_KEY 2 [7:0]: Temporary unprotection key 1 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT10	TMU_KEY 3 [7:0]: Temporary unprotection key 2 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT11	TMU_KEY 4 [7:0]: Temporary unprotection key 3 Temporary unprotection key: Must be different from 0x00 or 0xFF

Table 16. Option byte description (continued)



10 Electrical characteristics

10.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

10.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = -40$ °C, $T_A = 25$ °C, and $T_A = T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

10.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 5.0$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.

10.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

10.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 6*.







Symbol	Ratings	Max.	Unit				
I _{VDDIO}	Total current into V _{DDIO} power lines (source) ⁽¹⁾⁽²⁾⁽³⁾	100					
I _{VSSIO}	Total current out of $V_{SS IO}$ ground lines $(sink)^{(1)(2)(3)}$	100					
I _{IO}	Output current sunk by any I/O and control pin	20					
	Output current source by any I/Os and control pin	-20					
I _{INJ(PIN)} ⁽⁴⁾	Injected current on any pin	±10					
I _{INJ(TOT)}	Sum of injected currents	50]				

Table 18. Current characteristics

1. All power (V_{DD}, V_{DDIO}, V_{DDA}) and ground (V_{SS}, V_{SSIO}, V_{SSA}) pins must always be connected to the external supply.

- 2. The total limit applies to the sum of operation and injected currents.
- 3. V_{DDIO} includes the sum of the positive injection currents. V_{SSIO} includes the sum of the negative injection currents.
- 4. This condition is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. For true open-drain pads, there is no positive injection current allowed and the corresponding V_{IN} maximum must always be respected.

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to 150	ŝ
TJ	Maximum junction temperature	160	0

Table 20. Operating lifetime⁽¹⁾

Symbol	Ratings	Value	Unit
OLF	Conforming to AEC Q100 rov C	-40 to 125 °C	Grade 1
		-40 to 150 °C	Grade 0

1. For detailed mission profile analysis, please contact the nearest local ST Sales Office.



Electrical characteristics

- 3. Values based on design simulation and/or characterization results, and not tested in production.
- 4. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 5. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.





1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD}



Figure 38. SPI timing diagram where slave mode and CPHA = 1

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$





Figure 39. SPI timing diagram - master mode

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$



10.3.11 10-bit ADC characteristics

Subject to general operating conditions for $V_{\text{DDA}},\,f_{\text{MASTER}},$ and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{ADC}	ADC clock frequency	-	111 kHz	-	4 MHz	kHz/MHz
V _{DDA}	Analog supply	-	3	-	5.5	
V _{REF+}	Positive reference voltage	-	2.75	-	V _{DDA}	
V _{REF-}	Negative reference voltage	-	V _{SSA}	-	0.5	V
V _{AIN}		-	V _{SSA}	-	V _{DDA}	
	Conversion voltage range ⁽¹⁾	Devices with external V _{REF+} / V _{REF-} pins	V _{REF-}	-	V _{REF+}	
C _{samp}	Internal sample and hold capacitor	-	-	-	3	pF
$t_{a}(1)$	Sampling time	f _{ADC} = 2 MHz	-	1.5	-	
'S	(3 x 1/f _{ADC})	f _{ADC} = 4 MHz	-	0.75	-	
t _{STAB}	Wakoup time from standby	f _{ADC} = 2 MHz	-	7	-	μs
	wakeup time nom standby	f _{ADC} = 4 MHz	-	3.5	-	
t _{CONV}	Total conversion time including	f _{ADC} = 2 MHz	-	7	-	
	sampling time (14 x 1/f _{ADC})	f _{ADC} = 4 MHz	-	3.5	-	
R _{switch}	Equivalent switch resistance	-	-	-	30	kΩ

Table 4	40. ADC	characteristics
---------	---------	-----------------

 During the sample time, the sampling capacitance, C_{samp} (3 pF typ), can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S. After the end of the sample time t_S, changes of the analog input voltage have no effect on the conversion result.

Figure 40.	Typical	application	with AD	С
------------	---------	-------------	---------	---



1. Legend: R_{AIN} = external resistance, C_{AIN} = capacitors, C_{samp} = internal sample and hold capacitor.



Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
E _T	Total unadjusted error ⁽²⁾		1.4	3 ⁽³⁾	
E _O	Offset error ⁽²⁾		0.8	3	
E _G	Gain error ⁽²⁾	f _{ADC} = 2 MHz	0.1	2	
E _D	Differential linearity error ⁽²⁾		0.9	1	
E _L	Integral linearity error ⁽²⁾		0.7	1.5	
E _T	Total unadjusted error ⁽²⁾		1.9 ⁽⁴⁾	4 ⁽⁴⁾	LSB
E _O	Offset error ⁽²⁾		1.3 ⁽⁴⁾	4 ⁽⁴⁾	
E _G	Gain error ⁽²⁾	f _{ADC} = 4 MHz	0.6 ⁽⁴⁾	3 ⁽⁴⁾	
E _D	Differential linearity error ⁽²⁾		1.5 ⁽⁴⁾	2 ⁽⁴⁾	
E _L	Integral linearity error ⁽²⁾		1.2 ⁽⁴⁾	1.5 ⁽⁴⁾	

Table 41. ADC accuracy for $V_{DDA} = 5 V$

1. Max value is based on characterization, not tested in production.

ADC accuracy vs. injection current: Any positive or negative injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 10.3.6 does not affect the ADC accuracy. 2.

TUE 2LSB can be reached on specific sales types on the whole temperature range. 3.

4. Target values.





- 1. Example of an actual transfer curve
- 2. The ideal transfer curve
- 3. End point correlation line

E_T = Total unadjusted error: Maximum deviation between the actual and the ideal transfer curves.

 E_{D} = Offset error: Deviation between the first actual transition and the first ideal one. E_{D} = Differential linearity error: Maximum deviation between actual steps and the ideal one. E_{D} = Differential linearity error: Maximum deviation between actual steps and the ideal one. E_{L} = Integral linearity error: Maximum deviation between any actual transition and the end point correlation line.



11.3 LQFP32 package information

Figure 48. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.



Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Мах	Min	Тур	Мах
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
с	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.100	-	-	0.0039

Table 48. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package
mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



13 STM8 development tools

Development tools for the STM8A microcontrollers include the

- STice emulation system offering tracing and code profiling
- STVD high-level language debugger including assembler and visual development environment seamless integration of third party C compilers.
- STVP Flash programming software

In addition, the STM8A comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

13.1 Emulation and in-circuit debugging tools

The STM8 tool line includes the STice emulation system offering a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8A application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full-featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including tracing, profiling and code coverage analysis to help detect execution bottlenecks and dead code.

In addition, STice offers in-circuit debugging and programming of STM8A microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows users to order exactly what they need to meet their development requirements and to adapt their emulation system to support existing and future ST microcontrollers.

13.1.1 STice key features

- Program and data trace recording up to 128 K records
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Real-time read/write of all device resources during emulation
- Occurrence and time profiling and code coverage analysis (new features)
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- USB 2.0 high speed interface to host PC
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows users to specify the components they need to meet their development requirements and adapt to future requirements.
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.



14 Revision history

Date	Revision	Changes	
22-Aug-2008	1	Initial release	
10-Aug-2009	2	Document revised as the following: Updated Features; Updated Table: Device summary; Updated Section: Product line-up; Changed Section: Product overview; Updated Section: Pinouts and pin description; Changed Section: Register map; Updated Section: Register map; Updated Section: Interrupt table; Updated Section: Option bytes; Updated Section: Electrical characteristics; Updated Section: Package information; Updated Section: Ordering information; Added Section: STM8 development tools.	
22-Oct-2009	3	Adapted Table: STM8AF61xx/62xx (32 Kbyte) microcontroller pin description. Added Section: LIN header error when automatic resynchronization is enabled.	
08-Jul-2010	4	Updated title on cover page. Added VFQFPN32 5x 5 mm package. Added STM8AF62xx devices, and modified cover page header to clarify the part numbers covered by the datasheets. Updated <i>Note 1</i> below <i>Table: Device summary.</i> Updated D temperature range to -40 to 150°C. Content of <i>Section: Product overview</i> reorganized. Renamed <i>Section: Memory and register map</i> , and content merged with Register map section. Renamed BL_EN and NBL_EN, BL and NBL, respectively, in <i>Table:</i> <i>Option bytes.</i> Added <i>Table: Operating lifetime.</i> Added CEXT and P _D (power dissipation) in <i>Table: General operating</i> <i>conditions</i> , and <i>Section: VCAP external capacitor.</i> Suffix D maximum junction temperature (T _J) updated in <i>Table:</i> <i>General operating conditions.</i> Update tvDD in <i>Table: Operating conditions at power-up/power-down.</i> Moved <i>Table: Typical peripheral current consumption VDD = 5.0 V</i> to <i>Section: Current consumption for on-chip peripherals</i> and removed I _{DD(CAN)} . Updated <i>Section: STM8 development tools.</i>	

Table 50. Document revision history



Date	Revision	Changes
31-Jan-2011	5	Modified references to reference manual, and Flash programming manual in the whole document. Added reference to AEC Q100 standard on cover page. Renamed timer types as follows: - Auto-reload timer to general purpose timer - Multipurpose timer to advanced control timer - System timer to basic timer Introduced concept of medium density Flash program memory. Updated timer names in <i>Figure: STM8A block diagram.</i> Added TMU brief description in Section: Flash program and data EEPROM, and updated TMU_MAXATT description in Table: Option byte description. Updated clock sources in clock controller features. Changed 16MHZTRIM0 to HSITRIM bit in Section: User trimming. Added Table: Peripheral clock gating bits. Updated Section: Low-power operating modes. Added Calibration using TIM3 in Section: Auto-wakeup counter. Added Table: ADC naming and Table: Communication peripheral naming correspondence. Added Note 1 related AIN12 pin in Section: Analog-to-digital converter (ADC) and Table: STM8AF61xx/62xx (32 Kbyte) microcontroller pin description: updated SPI data rate to 10 Mbit/s or fMASTER/2 in Section: Serial peripheral interface (SPI). Added reset state in Table: Legend/abbreviation. Table: STM8AF61xx/62xx (32 Kbyte) microcontroller pin description: added Note 7 related to PD1/SWIM, modified N

Table 50. Document revision history (continued)

