



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6266itcx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		10.3.7	Reset pin characteristics
		10.3.8	TIM 1, 2, 3, and 4 timer specifications
		10.3.9	SPI serial peripheral interface69
		10.3.10	I ² C interface characteristics
		10.3.11	10-bit ADC characteristics
		10.3.12	EMC characteristics
11	Pack	age info	ormation
	11.1	VFQFP	N32 package information 78
	11.2	LQFP4	8 package information
	11.3	LQFP3	2 package information
	11.4	Therma	Il characteristics
		11.4.1	Reference document88
		11.4.2	Selecting the product temperature range
12	Orde	ring info	ormation
13	STM	8 develo	pment tools
	13.1	Emulati	on and in-circuit debugging tools
		13.1.1	STice key features
	13.2	Softwar	re tools
		13.2.1	STM8 toolset
		13.2.2	C and assembly toolchains92
	13.3	Prograr	nming tools
14	Revis	sion his [.]	tory
			-



	flat package mechanical data	79
Table 47.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	33
Table 48.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	36
Table 49.	Thermal characteristics	38
Table 50.	Document revision history	94

3 Product line-up

Order code	Package	Medium density Flash program memory (byte)	RAM (byte)	Data EE (byte)	10-bit A/D ch.	Timers (IC/OC/PWM)	Serial interfaces	l/0 wakeup pins
STM8AF/P6268		32 K 1 K		1x8-bit: TIM4				
STM8AF/P6248	(7x7)	16 K		0.5 K	10	TIM2, TIM3 (9/9/9)	SPI, I ² C	38/35
STM8AF/P6266		32 K 1 K		1x8-bit: TIM4				
STM8AF/P6246	LQFP32 (7x7)	16 K	2 K	0.5 K	7	3x16-bit: TIM1, TIM2, TIM3 (8/8/8)	LIN(UART), SPI, I²C	25/23
STM8AF/P6266		32 K		1 K		1x8-bit: TIM4		
STM8AF/P6246	VFQFPN32	16 K		0.5 K	7	3x16-dit: TIM1, TIM2, TIM3 (8/8/8)	LIN(UART), SPI, I²C	25/23

Table 1. STM8AF6246/48/66/68 product line-up



Legend: ADC: Analog-to-digital converter beCAN: Controller area network BOR: Brownout reset I²C: Inter-integrated circuit multimaster interface IWDG: Independent window watchdog LINUART: Local interconnect network universal asynchronous receiver transmitter POR: Power on reset SPI: Serial peripheral interface SWIM: Single wire interface module USART: Universal synchronous asynchronous receiver transmitter Window WDG: Window watchdog

5.5.2 16 MHz high-speed internal RC oscillator (HSI)

- Default clock after reset 2 MHz (16 MHz/8)
- Fast wakeup time

User trimming

The register CLK_HSITRIMR with three trimming bits plus one additional bit for the sign permits frequency tuning by the application program. The adjustment range covers all possible frequency variations versus supply voltage and temperature. This trimming does not change the initial production setting.

For reason of compatibility with other devices from the STM8A family, a special mode with only two trimming bits plus sign can be selected. This selection is controlled with the HSITRIM0 bit in the option byte registers OPT3 and NOPT3.

Independent watchdog timer

The independent watchdog peripheral can be used to resolve malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure. If the hardware watchdog feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the key register is written by software before the counter reaches the end of count.

5.7.2 Auto-wakeup counter

This counter is used to cyclically wakeup the device in Active-halt mode. It can be clocked by the internal 128 kHz internal low-frequency RC oscillator or external clock.

LSI clock can be internally connected to TIM3 input capture channel 1 for calibration.

5.7.3 Beeper

This function generates a rectangular signal in the range of 1, 2 or 4 kHz which can be output on a pin. This is useful when audible sounds without interference need to be generated for use in the application.

5.7.4 Advanced control and general purpose timers

STM8A devices described in this datasheet, contain up to three 16-bit advanced control and general purpose timers providing nine CAPCOM channels in total. A CAPCOM channel can be used either as input compare, output compare or PWM channel. These timers are named TIM1, TIM2 and TIM3.

Timer	Counter width	Counter type	Prescaler factor	Channels	Inverted outputs	Repetition counter	trigger unit	External trigger	Break input
TIM1	16-bit	Up/down	1 to 65536	4	3	Yes	Yes	Yes	Yes
TIM2	16-bit	Up	2 ⁿ n = 0 to 15	3	None	No	No	No	No
TIM3	16-bit	Up	2 ⁿ n = 0 to 15	2	None	No	No	No	No

Table 3. Advanced control and general purpose timers

Option byte no.	Description					
	HSITRIM: Trimming option for 16 MHz internal RC oscillator 0: 3-bit on-the-fly trimming (compatible with devices based on the 128K silicon) 1: 4-bit on-the-fly trimming					
	LSI_EN: Low speed internal clock enable 0: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source					
OPT3	IWDG_HW: Independent watchdog 0: IWDG independent watchdog activated by software 1: IWDG independent watchdog activated by hardware					
	WWDG_HW: Window watchdog activation 0: WWDG window watchdog activated by software 1: WWDG window watchdog activated by hardware					
	WWDG_HALT: Window watchdog reset on Halt 0: No reset generated on Halt if WWDG active 1: Reset generated on Halt if WWDG active					
	EXTCLK: External clock selection 0: External crystal connected to OSCIN/OSCOUT 1: External clock signal on OSCIN					
OPT4	CKAWUSEL: Auto-wakeup unit/clock 0: LSI clock source selected for AWU 1: HSE clock with prescaler selected as clock source for AWU					
	PRSC[1:0]: AWU clock prescaler 00: Reserved 01: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler 11: 4 MHz to 128 kHz prescaler					
OPT5	HSECNT[7:0]: HSE crystal oscillator stabilization time This configures the stabilization time to 0.5, 8, 128, and 2048 HSE cycles with corresponding option byte values of 0xE1, 0xD2, 0xB4, and 0x00.					
OPT6	TMU [3:0]: Enable temporary memory unprotection 0101: TMU disabled (permanent ROP). Any other value: TMU enabled.					
OPT7	Reserved					
OPT8	TMU_KEY 1 [7:0]: Temporary unprotection key 0 Temporary unprotection key: Must be different from 0x00 or 0xFF					
OPT9	TMU_KEY 2 [7:0]: Temporary unprotection key 1 Temporary unprotection key: Must be different from 0x00 or 0xFF					
OPT10	TMU_KEY 3 [7:0]: Temporary unprotection key 2 Temporary unprotection key: Must be different from 0x00 or 0xFF					
OPT11	TMU_KEY 4 [7:0]: Temporary unprotection key 3 Temporary unprotection key: Must be different from 0x00 or 0xFF					

Table 16. Option byte description (continued)

10 Electrical characteristics

10.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

10.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = -40$ °C, $T_A = 25$ °C, and $T_A = T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

10.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 5.0$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.

10.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

10.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 6*.

10.3.3 External clock sources and timing characteristics

HSE user external clock

Subject to general operating conditions for V_{DD} and T_A .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	T _A is -40 to 150 ℃	0 ⁽¹⁾	-	16	MHz
V_{HSEdHL}	Comparator hysteresis	-	0.1 x V _{DD}	-	-	
V _{HSEH}	OSCIN input pin high level voltage	-	0.7 x V _{DD}	-	V _{DD}	V
V _{HSEL}	OSCIN input pin low level voltage	-	V _{SS}	-	0.3 x V _{DD}	
I _{LEAK_HSE}	OSCIN input leakage current	V_{SS} < V_{IN} < V_{DD}	-1	-	+1	μA

Table 28. HSE user external clock characteristics

1. In CSS is used, the external clock must have a frequency above 500 kHz.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	HSI oscillator user	Trimmed by the application	-1 ⁽¹⁾	-	1 ⁽¹⁾	
	trimming accuracy	for any V _{DD} and I _A conditions	-0.5 ⁽¹⁾	-	0.5 ⁽¹⁾	
ACC _{HS}	HSI oscillator accuracy (factory calibrated)	3.0 V \leq V _{DD} \leq 5.5 V, -40 °C \leq T _A \leq 150 °C	-5	-	5	%
		$\begin{array}{l} 3.0V \leq \! V_{DD} \leq \! 5.5V, \\ -40^\circ C \leq \! T_A \leq \! 125 \ ^\circ C \end{array}$	-2.5 ⁽²⁾	-	2.5 ⁽²⁾	
t _{su(HSI)}	HSI oscillator wakeup time	-	-	-	2 ⁽³⁾	μs

Table 30. HSI oscillator characteristics

1. Depending on option byte setting (OPT3 and NOPT3)

2. These values are guaranteed for STM8AF62x6ITx order codes only.

3. Guaranteed by characterization, not tested in production

Low speed internal RC oscillator (LSI)

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.$

Table 31. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{LSI}	Frequency	-	112	128	144	kHz
t _{su(LSI)}	LSI oscillator wakeup time	-	-	-	7 ⁽¹⁾	μs

1. Data based on characterization results, not tested in production.

Figure 19. Typical LSI frequency vs V_{DD}

Figure 39. SPI timing diagram - master mode

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$

10.3.10 I²C interface characteristics

Symbol	Parameter	Standard	mode I ² C	Fast mod	Unit	
Symbol	Falameter	Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	Unit
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0 ⁽³⁾	-	0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time $(V_{DD} = 3 \text{ to } 5.5 \text{ V})$	-	1000	-	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time (V _{DD} = 3 to 5.5 V)	-	300	-	300	
t _{h(STA)}	START condition hold time	4.0	-	0.6	-	
t _{su(STA)}	Repeated START condition setup time	4.7	-	0.6	-	
t _{su(STO)}	STOP condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7	-	1.3	-	
Cb	Capacitive load for each bus line	-	400	-	400	pF

Table 39. I²C characteristics

1. f_{MASTER} , must be at least 8 MHz to achieve max fast I²C speed (400 kHz)

2. Data based on standard I²C protocol requirement, not tested in production

3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL

10.3.11 10-bit ADC characteristics

Subject to general operating conditions for $V_{\text{DDA}},\,f_{\text{MASTER}},$ and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{ADC}	ADC clock frequency	-	111 kHz	-	4 MHz	kHz/MHz	
V _{DDA}	Analog supply	-	3	-	5.5		
V _{REF+}	Positive reference voltage	-	2.75	-	V _{DDA}		
V _{REF-}	Negative reference voltage	-	V _{SSA}	-	0.5	V	
		-	V _{SSA}	-	V_{DDA}		
V _{AIN}	Conversion voltage range ⁽¹⁾	Devices with external V _{REF+} / V _{REF-} pins	V _{REF-}	-	V _{REF+}		
C _{samp}	Internal sample and hold capacitor	-	-	-	3	pF	
$t_{a}(1)$	Sampling time	f _{ADC} = 2 MHz	-	1.5	-		
'S	(3 x 1/f _{ADC})	f _{ADC} = 4 MHz	-	0.75	-		
+	Wakoup time from standby	f _{ADC} = 2 MHz	-	7	-		
^I STAB	wakeup time nom standby	f _{ADC} = 4 MHz	-	3.5	-	μs	
	Total conversion time including	f _{ADC} = 2 MHz	-	7	-		
t _{CONV}	sampling time (14 x 1/f _{ADC})	f _{ADC} = 4 MHz	-	3.5	-		
R _{switch}	Equivalent switch resistance	-	-	-	30	kΩ	

Table 4	40. ADC	characteristics
---------	---------	-----------------

 During the sample time, the sampling capacitance, C_{samp} (3 pF typ), can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S. After the end of the sample time t_S, changes of the analog input voltage have no effect on the conversion result.

Figure 40.	Typical	application	with AD	С
------------	---------	-------------	---------	---

1. Legend: R_{AIN} = external resistance, C_{AIN} = capacitors, C_{samp} = internal sample and hold capacitor.

11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

11.1 VFQFPN32 package information

Figure 42. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline

1. Drawing is not to scale.

Figure 43. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

11.2 LQFP48 package information

SEATING PLANE A2 ŨŦŨŦŨŦŨŦĬĦŮŸŨŦŨŦŨŦŨŦŎŹ F 0.25 mm GAUGE PLANE ĸ D A1 D1 L1 D3 24 37 Œ b Œ <u>ш</u> ш Ē ----------£ 48 13 12 e 5B_ME_V2

Figure 45. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

13.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8A Flash microcontroller on the user application board via the SWIM protocol. Additional tools are used to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming the user STM8A.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.

14 Revision history

Date	Revision	Changes	
22-Aug-2008	1	Initial release	
10-Aug-2009	2	Document revised as the following: Updated Features; Updated Table: Device summary; Updated Section: Product line-up; Changed Section: Product overview; Updated Section: Pinouts and pin description; Changed Section: Register map; Updated Section: Register map; Updated Section: Interrupt table; Updated Section: Option bytes; Updated Section: Electrical characteristics; Updated Section: Package information; Updated Section: Ordering information; Added Section: STM8 development tools.	
22-Oct-2009	3	Adapted Table: STM8AF61xx/62xx (32 Kbyte) microcontroller pin description. Added Section: LIN header error when automatic resynchronization is enabled.	
08-Jul-2010	4	<i>is enabled.</i> Updated title on cover page. Added VFQFPN32 5x 5 mm package. Added STM8AF62xx devices, and modified cover page header to clarify the part numbers covered by the datasheets. Updated <i>Note 1</i> below <i>Table: Device summary.</i> Updated D temperature range to -40 to 150°C. Content of <i>Section: Product overview</i> reorganized. Renamed Section: Memory and register map, and content merged with Register map section. Renamed BL_EN and NBL_EN, BL and NBL, respectively, in <i>Table:</i> <i>Option bytes.</i> Added <i>Table: Operating lifetime.</i> Added CEXT and P _D (power dissipation) in <i>Table: General operating</i> <i>conditions</i> , and <i>Section: VCAP external capacitor.</i> Suffix D maximum junction temperature (T _J) updated in <i>Table:</i> <i>General operating conditions.</i> Update tvDD in <i>Table: Operating conditions at power-up/power-dowr</i> Moved <i>Table: Typical peripheral current consumption VDD = 5.0 V</i> to <i>Section: Current consumption for on-chip peripherals</i> and removed I _{DD(CAN)} . Updated <i>Section: Ordering information</i> for the devices supported by the datasheet.	

Table 50. Document revision history

Date	Revision	Changes
31-Jan-2011	5 (continued)	Renamed Fast Active Halt mode to Active-halt mode with regulator on, and Slow Active Halt mode to Active-halt mode with regulator off. Updated <i>Table: Total current consumption in Halt and Active-halt</i> <i>modes. General conditions for VDD apply, TA</i> = -40 to 55 °C, in particular I _{DD(FAH)} and I _{DD(SAH)} renamed I _{DD(AH)} ; t _{WU(FAH)} and t _{WU(SAH)} renamed t _{WU(AH)} , and temperature condition added. Removed I _{DD(USART)} from <i>Table: Typical peripheral current</i> <i>consumption VDD</i> = 5.0 V.
		Updated general conditions in <i>Section: Memory characteristics.</i> Modified T_{WE} maximum value in <i>Table: Flash program memory</i> and <i>Table: Data memory.</i> Update $I_{Ikg ana}$ maximum value for T_A ranging from -40 to 150 °C in
		<i>Table: I/O static characteristics.</i> Added $t_{IFP(NRST)}$ and renamed $V_{F(NRST)} t_{IFP}$ in <i>Table: NRST pin characteristics.</i> Added recommendations concerning NRST pin level above <i>Figure: Recommended reset pin protection,</i> and updated external capacitor value. Added Raisonance compiler in <i>Section: Software tools.</i> Moved know limitations to separate errata sheet.
18-Jul-2012	6	Updated wildcards of document part numbers. Table: Device summary: updated the footnotes to all STM8AF61xx part numbers. Section: Introduction: small text change in first paragraph. Table: STM8AF62xx product line-up: added "P" version for all order codes; updated RAM. Table: STM8AF/H61xx product line-up: added "P" version for all order codes. Figure: STM8A block diagram: updated POR, BOR and WDG; updated LINUART input; added legend. Section: Flash program and data EEPROM: removed non relevant bullet points and added a sentence about the factory programmer. Table: Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers: updated ADC features: updated ADC input range. Table: Memory model for the devices covered in this datasheet: updated 16 Kbyte and 8 Kbyte information. Table: Option bytes: updated factory default setting for NOPT17; added footnote 1. Section: Minimum and maximum values: $T_A = -40$ °C (not 40 °C). Table: General operating conditions: updated V _{CAP} . Table: Total current consumption in Run, Wait and Slow mode General conditions for VDD apply, TA = -40 to 150 °C: updated conditions for I _{DD(RUN)} . Table: I/O static characteristics: added new condition and new max values for rise and fall time; updated the footnote.

Table 50. Document revision history (continued)

