

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6266itcy">https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6266itcy</a>

5.7.4	Advanced control and general purpose timers . . . . .	21
5.7.5	Basic timer . . . . .	22
5.8	Analog-to-digital converter (ADC) . . . . .	23
5.9	Communication interfaces . . . . .	23
5.9.1	Serial peripheral interface (SPI) . . . . .	24
5.9.2	Inter integrated circuit ( $I^2C$ ) interface . . . . .	24
5.9.3	Universal asynchronous receiver/transmitter with LIN support (LINUART) . . . . .	25
5.10	Input/output specifications . . . . .	26
<b>6</b>	<b>Pinouts and pin description . . . . .</b>	<b>27</b>
6.1	Package pinouts . . . . .	27
6.2	Alternate function remapping . . . . .	31
<b>7</b>	<b>Memory and register map . . . . .</b>	<b>32</b>
7.1	Memory map . . . . .	32
7.2	Register map . . . . .	33
<b>8</b>	<b>Interrupt table . . . . .</b>	<b>43</b>
<b>9</b>	<b>Option bytes . . . . .</b>	<b>44</b>
<b>10</b>	<b>Electrical characteristics . . . . .</b>	<b>49</b>
10.1	Parameter conditions . . . . .	49
10.1.1	Minimum and maximum values . . . . .	49
10.1.2	Typical values . . . . .	49
10.1.3	Typical curves . . . . .	49
10.1.4	Loading capacitor . . . . .	49
10.1.5	Pin input voltage . . . . .	50
10.2	Absolute maximum ratings . . . . .	50
10.3	Operating conditions . . . . .	52
10.3.1	VCAP external capacitor . . . . .	54
10.3.2	Supply current characteristics . . . . .	54
10.3.3	External clock sources and timing characteristics . . . . .	57
10.3.4	Internal clock sources and timing characteristics . . . . .	59
10.3.5	Memory characteristics . . . . .	62
10.3.6	I/O port pin characteristics . . . . .	63

## List of figures

Figure 1.	STM8AF6246/48/66/68 block diagram . . . . .	12
Figure 2.	Flash memory organization of STM8AF6246/48/66/68 . . . . .	16
Figure 3.	VFQFPN/LQFP 32-pin pinout . . . . .	27
Figure 4.	LQFP 48-pin pinout . . . . .	28
Figure 5.	Register and memory map of STM8A products . . . . .	32
Figure 6.	Pin loading conditions . . . . .	49
Figure 7.	Pin input voltage . . . . .	50
Figure 8.	$f_{CPUmax}$ versus $V_{DD}$ . . . . .	52
Figure 9.	External capacitor $C_{EXT}$ . . . . .	54
Figure 10.	Typ. $I_{DD(RUN)HSE}$ vs. $V_{DD}$ @ $f_{CPU} = 16$ MHz, peripheral = on . . . . .	56
Figure 11.	Typ. $I_{DD(RUN)HSE}$ vs. $f_{CPU}$ @ $V_{DD} = 5.0$ V, peripheral = on . . . . .	56
Figure 12.	Typ. $I_{DD(RUN)HSI}$ vs. $V_{DD}$ @ $f_{CPU} = 16$ MHz, peripheral = off . . . . .	57
Figure 13.	Typ. $I_{DD(WFI)HSE}$ vs. $V_{DD}$ @ $f_{CPU} = 16$ MHz, peripheral = on . . . . .	57
Figure 14.	Typ. $I_{DD(WFI)HSE}$ vs. $f_{CPU}$ @ $V_{DD} = 5.0$ V, peripheral = on . . . . .	57
Figure 15.	Typ. $I_{DD(WFI)HSI}$ vs. $V_{DD}$ @ $f_{CPU} = 16$ MHz, peripheral = off . . . . .	57
Figure 16.	HSE external clock source . . . . .	58
Figure 17.	HSE oscillator circuit diagram . . . . .	59
Figure 18.	Typical HSI frequency vs $V_{DD}$ . . . . .	60
Figure 19.	Typical LSI frequency vs $V_{DD}$ . . . . .	61
Figure 20.	Typical $V_{IL}$ and $V_{IH}$ vs $V_{DD}$ @ four temperatures . . . . .	64
Figure 21.	Typical pull-up resistance $R_{PU}$ vs $V_{DD}$ @ four temperatures . . . . .	64
Figure 22.	Typical pull-up current $I_{pu}$ vs $V_{DD}$ @ four temperatures . . . . .	65
Figure 23.	Typ. $V_{OL}$ @ $V_{DD} = 3.3$ V (standard ports) . . . . .	65
Figure 24.	Typ. $V_{OL}$ @ $V_{DD} = 5.0$ V (standard ports) . . . . .	65
Figure 25.	Typ. $V_{OL}$ @ $V_{DD} = 3.3$ V (true open drain ports) . . . . .	65
Figure 26.	Typ. $V_{OL}$ @ $V_{DD} = 5.0$ V (true open drain ports) . . . . .	65
Figure 27.	Typ. $V_{OL}$ @ $V_{DD} = 3.3$ V (high sink ports) . . . . .	66
Figure 28.	Typ. $V_{OL}$ @ $V_{DD} = 5.0$ V (high sink ports) . . . . .	66
Figure 29.	Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 3.3$ V (standard ports) . . . . .	66
Figure 30.	Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 5.0$ V (standard ports) . . . . .	66
Figure 31.	Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 3.3$ V (high sink ports) . . . . .	66
Figure 32.	Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 5.0$ V (high sink ports) . . . . .	66
Figure 33.	Typical NRST $V_{IL}$ and $V_{IH}$ vs $V_{DD}$ @ four temperatures . . . . .	67
Figure 34.	Typical NRST pull-up resistance $R_{PU}$ vs $V_{DD}$ . . . . .	68
Figure 35.	Typical NRST pull-up current $I_{pu}$ vs $V_{DD}$ . . . . .	68
Figure 36.	Recommended reset pin protection . . . . .	68
Figure 37.	SPI timing diagram where slave mode and CPHA = 0 . . . . .	70
Figure 38.	SPI timing diagram where slave mode and CPHA = 1 . . . . .	70
Figure 39.	SPI timing diagram - master mode . . . . .	71
Figure 40.	Typical application with ADC . . . . .	73
Figure 41.	ADC accuracy characteristics . . . . .	74
Figure 42.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline . . . . .	78
Figure 43.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package recommended footprint . . . . .	80
Figure 44.	VFQFPN32 marking example (package top view) . . . . .	81
Figure 45.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline . . . . .	82
Figure 46.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	

---

recommended footprint . . . . .	84
Figure 47. LQFP48 marking example (package top view) . . . . .	84
Figure 48. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline . . . . .	85
Figure 49. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint . . . . .	87
Figure 50. LQFP32 marking example (package top view) . . . . .	87
Figure 51. STM8AF6246/48/66/68 ordering information scheme <sup>(1)</sup> <sup>(2)</sup> . . . . .	90

## 1 Introduction

This datasheet refers to the STM8AF6246, STM8AF6248, STM8AF6266 and STM8AF6268 products with 16 to 32 Kbyte of Flash program memory.

In the order code, the letter 'F' refers to product versions with data EEPROM and 'H' refers to product versions without data EEPROM. The identifiers 'F' and 'H' do not coexist in a given order code.

The datasheet contains the description of family features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8 Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).

## 2 Description

The STM8AF6246, STM8AF6248, STM8AF6266 and STM8AF6268 automotive 8-bit microcontrollers offer from 16 to 32 Kbyte of Flash program memory and integrated true data EEPROM. They are referred to as medium density STM8A devices in STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

All devices of the STM8A product line provide the following benefits: reduced system cost, performance and robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Device performance is ensured by a clock frequency of up to 16 MHz CPU and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals. Full documentation is offered with a wide choice of development tools.

Product longevity is ensured in the STM8A family thanks to their advanced core which is made in a state-of-the art technology for automotive applications with 3.3 V to 5 V operating supply.

All STM8A and ST7 microcontrollers are supported by the same tools including STVD/STVP development environment, the STice emulator and a low-cost, third party in-circuit debugging tool.

## 5.2 Single wire interface module (SWIM) and debug module (DM)

### 5.2.1 SWIM

The single wire interface module, SWIM, together with an integrated debug module, permits non-intrusive, real-time in-circuit debugging and fast memory programming. The interface can be activated in all device operation modes and can be connected to a running device (hot plugging).The maximum data transmission speed is 145 bytes/ms.

### 5.2.2 Debug module

The non-intrusive debugging module features a performance close to a full-flavored emulator. Besides memory and peripheral operation, CPU operation can also be monitored in real-time by means of shadow registers.

- R/W of RAM and peripheral registers in real-time
- R/W for all resources when the application is stopped
- Breakpoints on all program-memory instructions (software breakpoints), except the interrupt vector table
- Two advanced breakpoints and 23 predefined breakpoint configurations

## 5.3 Interrupt controller

- Nested interrupts with three software priority levels
- 21 interrupt vectors with hardware priority
- Five vectors for external interrupts (up to 34 depending on the package)
- Trap and reset interrupts

## 5.4 Flash program and data EEPROM

- 16 Kbyte to 32 Kbyte of medium density single voltage program Flash memory
- Up to 1 Kbyte true (not emulated) data EEPROM
- Read while write: writing in the data memory is possible while executing code in the Flash program memory

The whole Flash program memory and data EEPROM are factory programmed with 0x00.

### 5.4.1 Architecture

- The memory is organized in blocks of 128 bytes each
- Read granularity: 1 word = 4 bytes
- Write/erase granularity: 1 word (4 bytes) or 1 block (128 bytes) in parallel
- Writing, erasing, word and block management is handled automatically by the memory interface.

## 8 Interrupt table

Table 14. STM8A interrupt table

Priority	Source block	Description	Interrupt vector address	Wakeup from Halt	Comments
-	Reset	Reset	0x00 8000	Yes	User RESET vector
-	TRAP	SW interrupt	0x00 8004	-	-
0	TLI	External top level interrupt	0x00 8008	-	-
1	AWU	Auto-wakeup from Halt	0x00 800C	Yes	-
2	Clock controller	Main clock controller	0x00 8010	-	-
3	MISC	Ext interrupt E0	0x00 8014	Yes	Port A interrupts
4	MISC	Ext interrupt E1	0x00 8018	Yes	Port B interrupts
5	MISC	Ext interrupt E2	0x00 801C	Yes	Port C interrupts
6	MISC	Ext interrupt E3	0x00 8020	Yes	Port D interrupts
7	MISC	Ext interrupt E4	0x00 8024	Yes	Port E interrupts
8	Reserved <sup>(1)</sup>	-	-	-	-
9	Reserved <sup>(1)</sup>	-	-	-	-
10	SPI	End of transfer	0x00 8030	Yes	-
11	Timer 1	Update/overflow/trigger/break	0x00 8034	-	-
12	Timer 1	Capture/compare	0x00 8038	-	-
13	Timer 2	Update/overflow	0x00 803C	-	-
14	Timer 2	Capture/compare	0x00 8040	-	-
15	Timer 3	Update/overflow	0x00 8044	-	-
16	Timer 3	Capture/compare	0x00 8048	-	-
17	Reserved <sup>(1)</sup>	-	-	-	-
18	Reserved <sup>(1)</sup>	-	-	-	-
19	I <sup>2</sup> C	I <sup>2</sup> C interrupts	0x00 8054	Yes	-
20	LINUART	Tx complete/error	0x00 8058	-	-
21	LINUART	Receive data full reg.	0x00 805C	-	-
22	ADC	End of conversion	0x00 8060	-	-
23	Timer 4	Update/overflow	0x00 8064	-	-
24	EEPROM	End of Programming/ Write in not allowed area	0x00 8068	-	-

- All reserved and unused interrupts must be initialized with 'IRET' for robust programming.

Table 15. Option bytes (continued)

Addr.	Option name	Option byte no.	Option bits								Factory default setting			
			7	6	5	4	3	2	1	0				
0x00 480B	TMU	OPT6	TMU[3:0]								0x00			
0x00 480C		NOPT6	NTMU[3:0]								0xFF			
0x00 480D	Flash wait states	OPT7	Reserved			WAIT STATE			0x00					
0x00 480E		NOPT7	Reserved			NWAIT STATE			0xFF					
0x00 480F	Reserved													
0x00 4810	TMU	OPT8	TMU_KEY 1 [7:0]								0x00			
0x00 4811		OPT9	TMU_KEY 2 [7:0]								0x00			
0x00 4812		OPT10	TMU_KEY 3 [7:0]								0x00			
0x00 4813		OPT11	TMU_KEY 4 [7:0]								0x00			
0x00 4814		OPT12	TMU_KEY 5 [7:0]								0x00			
0x00 4815		OPT13	TMU_KEY 6 [7:0]								0x00			
0x00 4816		OPT14	TMU_KEY 7 [7:0]								0x00			
0x00 4817		OPT15	TMU_KEY 8 [7:0]								0x00			
0x00 4818		OPT16	TMU_MAXATT [7:0]								0xC7			
0x00 4819 to 487D	Reserved													
0x00 487E	Boot-loader <sup>(1)</sup>	OPT17	BL [7:0]								0x00			
0x00 487F		NOPT17	NBL[7:0]								0xFF			

1. This option consists of two bytes that must have a complementary value in order to be valid. If the option is invalid, it has no effect on EMC reset.

Table 16. Option byte description

Option byte no.	Description
OPT0	<p><b>ROP[7:0]: Memory readout protection (ROP)</b>            0xAA: Enable readout protection (write access via SWIM protocol)  <i>Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM memory readout protection for details.</i></p>
OPT1	<p><b>UBC[5:0]: User boot code area</b>            0x00: No UBC, no write-protection            0x01: Page 0 to 1 defined as UBC, memory write-protected            0x02: Page 0 to 3 defined as UBC, memory write-protected            0x03 to 0x3F: Pages 4 to 63 defined as UBC, memory write-protected  <i>Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM write protection for more details.</i></p>
OPT2	<p><b>AFR7: Alternate function remapping option 7</b>            0: Port D4 alternate function = TIM2_CH1            1: Port D4 alternate function = BEEP</p> <p><b>AFR6: Alternate function remapping option 6</b>            0: Port B5 alternate function = AIN5, port B4 alternate function = AIN4            1: Port B5 alternate function = I<sup>2</sup>C_SDA, port B4 alternate function = I<sup>2</sup>C_SCL.</p> <p><b>AFR5: Alternate function remapping option 5</b>            0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2, port B1 alternate function = AIN1, port B0 alternate function = AIN0.            1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH1N.</p> <p><b>AFR4: Alternate function remapping option 4</b>            Reserved, bit must be kept at "0"</p> <p><b>AFR3: Alternate function remapping option 3</b>            0: Port D0 alternate function = TIM3_CH2            1: Port D0 alternate function = TIM1_BKIN</p> <p><b>AFR2: Alternate function remapping option 2</b>            0: Port D0 alternate function = TIM3_CH2            1: Port D0 alternate function = CLK_CCO  <i>Note: AFR2 option has priority over AFR3 if both are activated</i></p> <p><b>AFR1: Alternate function remapping option 1</b>            0: Port A3 alternate function = TIM2_CH3, port D2 alternate function = TIM3_CH1.            1: Port A3 alternate function = TIM3_CH1, port D2 alternate function = TIM2_CH3.</p> <p><b>AFR0: Alternate function remapping option 0</b>            0: Port D3 alternate function = TIM2_CH2            1: Port D3 alternate function = ADC_ETR</p>


## 10.3 Operating conditions

**Table 21. General operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{CPU}$	Internal CPU clock frequency	$T_A = -40 \text{ }^{\circ}\text{C} \text{ to } 150 \text{ }^{\circ}\text{C}$	0	16	MHz
$V_{DD}/V_{DDIO}$	Standard operating voltage	-	3.0	5.5	V
$V_{CAP}^{(1)}$	$C_{EXT}$ : capacitance of external capacitor	at 1 MHz <sup>(2)</sup>	470	3300	nF
	ESR of external capacitor		-	0.3	$\Omega$
	ESL of external capacitor		-	15	nH
$P_D$	Power dissipation (all temperature ranges)	LQFP32	-	85	mW
		VFQFPN32	-	200	
		LQFP48	-	88	
$T_A$	Ambient temperature	Suffix A	-40	85	$^{\circ}\text{C}$
		Suffix C		125	
		Suffix D		150	
$T_J$	Junction temperature range	Suffix A	-40	90	$^{\circ}\text{C}$
		Suffix C		130	
		Suffix D		155	

1. Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum value must be respected for the full application range.
2. This frequency of 1 MHz as a condition for  $V_{CAP}$  parameters is given by design of internal regulator.

**Figure 8.  $f_{CPUmax}$  versus  $V_{DD}$**



**Table 24. Total current consumption in Halt and Active-halt modes.**  
**General conditions for  $V_{DD}$  apply,  $T_A = -40$  to  $55$  °C**

Symbol	Parameter	Conditions			Typ	Max	Unit
		Main voltage regulator (MVR) <sup>(1)</sup>	Flash mode <sup>(2)</sup>	Clock source and specific temperature condition			
$I_{DD(H)}$	Supply current in Halt mode	Off	Power-down	Clocks stopped	5	35 <sup>(3)</sup>	μA
				Clocks stopped, $T_A = 25$ °C	5	25	
$I_{DD(AH)}$	Supply current in Active-halt mode with regulator on	On	Power-down	Ext. clock 16 MHz $f_{MASTER} = 125$ kHz	770	900 <sup>(3)</sup>	μA
				LSI clock 128 kHz	150	230 <sup>(3)</sup>	
	Supply current in Active-halt mode with regulator off	Off	Power-down	LSI clock 128 kHz	25	42 <sup>(3)</sup>	
				LSI clock 128 kHz, $T_A = 25$ °C	25	30	
$t_{WU(AH)}$	Wakeup time from Active-halt mode with regulator on	On	Operating mode	$T_A = -40$ to $150$ °C	10	30 <sup>(3)</sup>	μs
	Wakeup time from Active-halt mode with regulator off	Off			50	80 <sup>(3)</sup>	

1. Configured by the REGAH bit in the CLK\_ICCR register.

2. Configured by the AHALT bit in the FLASH\_CR1 register.

3. Data based on characterization results. Not tested in production.

### Current consumption for on-chip peripherals

**Table 25. Oscillator current consumption**

Symbol	Parameter	Conditions			Typ	Max <sup>(1)</sup>	Unit
$I_{DD(OSC)}$	HSE oscillator current consumption <sup>(2)</sup>	Quartz or ceramic resonator, CL = 33 pF $V_{DD} = 5$ V	$f_{OSC} = 24$ MHz	1	2.0 <sup>(3)</sup>	mA	
			$f_{OSC} = 16$ MHz	0.6	-		
			$f_{OSC} = 8$ MHz	0.57	-		
		Quartz or ceramic resonator, CL = 33 pF $V_{DD} = 3.3$ V	$f_{OSC} = 24$ MHz	0.5	1.0 <sup>(3)</sup>		
			$f_{OSC} = 16$ MHz	0.25	-		
			$f_{OSC} = 8$ MHz	0.18	-		

1. During startup, the oscillator current consumption may reach 6 mA.


2. The supply current of the oscillator can be further optimized by selecting a high quality resonator with small  $R_m$  value. Refer to crystal manufacturer for more details

3. Informative data.

**Table 30. HSI oscillator characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ACC <sub>HS</sub>	HSI oscillator user trimming accuracy	Trimmed by the application for any V <sub>DD</sub> and T <sub>A</sub> conditions	-1 <sup>(1)</sup>	-	1 <sup>(1)</sup>	%
			-0.5 <sup>(1)</sup>	-	0.5 <sup>(1)</sup>	
	HSI oscillator accuracy (factory calibrated)	3.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, -40 °C ≤ T <sub>A</sub> ≤ 150 °C	-5	-	5	
		3.0V ≤ V <sub>DD</sub> ≤ 5.5V, -40°C ≤ T <sub>A</sub> ≤ 125 °C	-2.5 <sup>(2)</sup>	-	2.5 <sup>(2)</sup>	
t <sub>su(HSI)</sub>	HSI oscillator wakeup time	-	-	-	2 <sup>(3)</sup>	μs

1. Depending on option byte setting (OPT3 and NOPT3)
2. These values are guaranteed for STM8AF62x6ITx order codes only.
3. Guaranteed by characterization, not tested in production

**Figure 18. Typical HSI frequency vs V<sub>DD</sub>****Low speed internal RC oscillator (LSI)**

Subject to general operating conditions for V<sub>DD</sub> and T<sub>A</sub>.

**Table 31. LSI oscillator characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>LSI</sub>	Frequency	-	112	128	144	kHz
t <sub>su(LSI)</sub>	LSI oscillator wakeup time	-	-	-	7 <sup>(1)</sup>	μs

1. Data based on characterization results, not tested in production.

### 10.3.6 I/O port pin characteristics







#### General characteristics



Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified. All unused pins must be kept at a fixed voltage, using the output mode of the I/O for example or an external pull-up or pull-down resistor.

**Table 35. I/O static characteristics**


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL}$	Input low level voltage	-	-0.3 V	-	$0.3 \times V_{DD}$	V
$V_{IH}$	Input high level voltage		$0.7 \times V_{DD}$	-	$V_{DD} + 0.3$ V	
$V_{hys}$	Hysteresis <sup>(1)</sup>		-	$0.1 \times V_{DD}$	-	
$V_{OH}$	Output high level voltage	Standard I/O, $V_{DD} = 5$ V, $I = 3$ mA	$V_{DD} - 0.5$ V	-	-	V
		Standard I/O, $V_{DD} = 3$ V, $I = 1.5$ mA	$V_{DD} - 0.4$ V	-	-	
$V_{OL}$	Output low level voltage	High sink and true open drain I/O, $V_{DD} = 5$ V $I = 8$ mA	-	-	0.5	V
		Standard I/O, $V_{DD} = 5$ V $I = 3$ mA	-	-	0.6	
		Standard I/O, $V_{DD} = 3$ V $I = 1.5$ mA	-	-	0.4	
$R_{pu}$	Pull-up resistor	$V_{DD} = 5$ V, $V_{IN} = V_{SS}$	35	50	65	k $\Omega$
$t_R, t_F$	Rise and fall time (10% - 90%)	Fast I/Os Load = 50 pF	-	-	35 <sup>(2)</sup>	ns
		Standard and high sink I/Os Load = 50 pF	-	-	125 <sup>(2)</sup>	
		Fast I/Os Load = 20 pF	-	-	20 <sup>(2)</sup>	
		Standard and high sink I/Os Load = 20 pF	-	-	50 <sup>(2)</sup>	
$I_{Ikg}$	Digital input pad leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	$\pm 1$	$\mu A$
$I_{Ikg\ ana}$	Analog input pad leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$ $-40^\circ C < T_A < 125^\circ C$	-	-	$\pm 250$	nA
		$V_{SS} \leq V_{IN} \leq V_{DD}$ $-40^\circ C < T_A < 150^\circ C$	-	-	$\pm 500$	
$I_{Ikg(inj)}$	Leakage current in adjacent I/O <sup>(3)</sup>	Injection current $\pm 4$ mA	-	-	$\pm 1^{(3)}$	$\mu A$
$I_{DDIO}$	Total current on either $V_{DDIO}$ or $V_{SSIO}$	Including injection currents	-	-	60	mA

1. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production.

**Figure 27. Typ.  $V_{OL}$  @  $V_{DD} = 3.3$  V (high sink ports)****Figure 28. Typ.  $V_{OL}$  @  $V_{DD} = 5.0$  V (high sink ports)****Figure 29. Typ.  $V_{DD} - V_{OH}$  @  $V_{DD} = 3.3$  V (standard ports)****Figure 30. Typ.  $V_{DD} - V_{OH}$  @  $V_{DD} = 5.0$  V (standard ports)****Figure 31. Typ.  $V_{DD} - V_{OH}$  @  $V_{DD} = 3.3$  V (high sink ports)****Figure 32. Typ.  $V_{DD} - V_{OH}$  @  $V_{DD} = 5.0$  V (high sink ports)**

**Figure 34. Typical NRST pull-up resistance  $R_{PU}$  vs  $V_{DD}$** **Figure 35. Typical NRST pull-up current  $I_{pu}$  vs  $V_{DD}$** 

The reset network shown in [Figure 36](#) protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below  $V_{IL(NRST)}$  max (see [Table 36: NRST pin characteristics](#)), otherwise the reset is not taken into account internally.

**Figure 36. Recommended reset pin protection**

### Electromagnetic interference (EMI)

Emission tests conform to the IEC 61967-2 standard for test software, board layout and pin loading.

**Table 43. EMI data**

Symbol	Parameter	Conditions			Unit
		General conditions	Monitored frequency band	Max f <sub>CPU</sub> <sup>(1)</sup>	
				8 MHz	
$S_{\text{EMI}}$	Peak level	$V_{\text{DD}} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$ , LQFP80 package conforming to IEC 61967-2	0.1 MHz to 30 MHz	15	17
			30 MHz to 130 MHz	18	22
			130 MHz to 1 GHz	-1	3
	EMI level		-	2	2.5

1. Data based on characterization results, not tested in production.

### Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

### Electrostatic discharge (ESD)

Electrostatic discharges (3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

**Table 44. ESD absolute maximum ratings**

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
$V_{\text{ESD(HBM)}}$	Electrostatic discharge voltage (Human body model)	$T_A = 25^\circ\text{C}$ , conforming to JESD22-A114	3A	4000	V
$V_{\text{ESD(CDM)}}$	Electrostatic discharge voltage (Charge device model)	$T_A = 25^\circ\text{C}$ , conforming to JESD22-C101	3	500	
$V_{\text{ESD(MM)}}$	Electrostatic discharge voltage (Machine model)	$T_A = 25^\circ\text{C}$ , conforming to JESD22-A115	B	200	

1. Data based on characterization results, not tested in production

### Static latch-up

Two complementary static tests are required on 10 parts to assess the latch-up performance.

- A supply overvoltage (applied to each power supply pin) and
- A current injection (applied to each input, output and configurable I/O pin) are performed on each sample.

This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

**Table 45. Electrical sensitivities**

Symbol	Parameter	Conditions	Class <sup>(1)</sup>
LU	Static latch-up class	$T_A = 25 \text{ }^\circ\text{C}$	A
		$T_A = 85 \text{ }^\circ\text{C}$	
		$T_A = 125 \text{ }^\circ\text{C}$	
		$T_A = 150 \text{ }^\circ\text{C}$	


1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).

## 11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

### 11.1 VFQFPN32 package information


Figure 42. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline



1. Drawing is not to scale.

## 11.2 LQFP48 package information

Figure 45. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.

**Table 48. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package  
mechanical data**

<b>Symbol</b>	<b>millimeters</b>			<b>inches<sup>(1)</sup></b>		
	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
c	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
e	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to 4 decimal digits.