



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	STM8A
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6266udy

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of tables

Table 1.   STM8AF6246/48/66/68 product line-up	
Table 2.         Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers.	
Table 3.    Advanced control and general purpose timers	
Table 4.         TIM4	
Table 5.   ADC naming	
Table 6.         Communication peripheral naming correspondence	
Table 7.   Legend/abbreviation	
Table 8. STM8AF6246/48/66/68 (32 Kbyte) microcontroller pin description	
Table 9.         Memory model for the devices covered in this datasheet.	
Table 10.   I/O port hardware register map	
Table 11.   General hardware register map	
Table 12.         CPU/SWIM/debug module/interrupt controller registers	
Table 13.   Temporary memory unprotection registers	
Table 14.   STM8A interrupt table	
Table 15. Option bytes	
Table 16.   Option byte description	
Table 17.   Voltage characteristics	
Table 18.   Current characteristics	
Table 19.   Thermal characteristics.	
Table 20.   Operating lifetime	
Table 21.   General operating conditions	
Table 22.   Operating conditions at power-up/power-down	
Table 23. Total current consumption in Run, Wait and Slow mode.	
General conditions for $V_{DD}$ apply, $T_A = -40$ to 150 °C	
Table 24. Total current consumption in Halt and Active-halt modes.	
General conditions for $V_{DD}$ apply, $T_A = -40$ to 55 °C	
Table 25.   Oscillator current consumption	
Table 26.    Programming current consumption.	
Table 27. Typical peripheral current consumption V <sub>DD</sub> = 5.0 V	
Table 28.    HSE user external clock characteristics	
Table 29.   HSE oscillator characteristics	
Table 30.   HSI oscillator characteristics.	
Table 31.   LSI oscillator characteristics	
Table 32.    Flash program memory/data EEPROM memory	
Table 33.   Flash program memory.	
Table 34. Data memory	
Table 35.   I/O static characteristics	
Table 36.    NRST pin characteristics	
Table 37. TIM 1, 2, 3, and 4 electrical specifications	
Table 38. SPI characteristics	
Table 39.   I <sup>2</sup> C characteristics.	
Table 40.   ADC characteristics	
Table 41. ADC accuracy for $V_{DDA} = 5 V_{}$	
Table 42. EMS data	
Table 43. EMI data	
Table 44.     ESD absolute maximum ratings	
Table 45.     Electrical sensitivities	



### 5.4.2 Write protection (WP)

Write protection in application mode is intended to avoid unintentional overwriting of the memory. The write protection can be removed temporarily by executing a specific sequence in the user software.

### 5.4.3 Protection of user boot code (UBC)

If the user chooses to update the Flash program memory using a specific boot code to perform in application programming (IAP), this boot code needs to be protected against unwanted modification.

In the STM8A a memory area of up to 32 Kbyte can be protected from overwriting at user option level. Other than the standard write protection, the UBC protection can exclusively be modified via the debug interface, the user software cannot modify the UBC protection status.

The UBC memory area contains the reset and interrupt vectors and its size can be adjusted in increments of 512 bytes by programming the UBC and NUBC option bytes (see Section 9: Option bytes on page 44).



Figure 2. Flash memory organization of STM8AF6246/48/66/68



#### TIM1: Advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and bridge driver.

- 16-bit up, down and up/down AR (auto-reload) counter with 16-bit fractional prescaler.
- Four independent CAPCOM channels configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Trigger module which allows the interaction of TIM1 with other on-chip peripherals. In the present implementation it is possible to trigger the ADC upon a timer event.
- External trigger to change the timer behavior depending on external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Interrupt sources: 4 x input capture/output compare, 1 x overflow/update, 1 x break

#### TIM2 and TIM3: 16-bit general purpose timers

- 16-bit auto-reload up-counter
- 15-bit prescaler adjustable to fixed power of two ratios 1...32768
- Timers with three or two individually configurable CAPCOM channels
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update

#### 5.7.5 Basic timer

The typical usage of this timer (TIM4) is the generation of a clock tick.

Table	Λ	TIMA
lable	4.	1 11114

Timer	Counter width	Counter type	Prescaler factor	Channels	Inverted outputs	Repetition counter	trigger unit	External trigger	Break input
TIM4	8-bit	Up	2 <sup>n</sup> n = 0 to 7	0	None	No	No	No	No

- 8-bit auto-reload, adjustable prescaler ratio to any power of two from 1 to 128
- Clock source: master clock
- Interrupt source: 1 x overflow/update



Pi num					Inpu	t		Out	put				
LQFP48	VFQFPN/LQFP32	Pin name	Type	floating	ndw	Ext. interrupt	High sink	Speed	OD	ЪР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
24		PE6/AIN9	I/O	Х	Х	Х	-	01	Х	Х	Port E7	Analog input 9	-
25	17	PE5/SPI_NSS	I/O	Х	Х	Х	-	01	Х	Х	Port E5	SPI master/slave select	-
26	18	PC1/TIM1_CH1	I/O	Х	Х	Х	HS	O3	Х	Х	Port C1	Timer 1 - channel 1	-
27	19	PC2/TIM1_CH2	I/O	Х	Х	Х	HS	O3	Х	Х	Port C2	Timer 1- channel 2	-
28	20	PC3/TIM1_CH3	I/O	Х	Х	Х	HS	O3	Х	Х	Port C3	Timer 1 - channel 3	-
29	21	PC4/TIM1_CH4	I/O	Х	Х	Х	HS	O3	Х	Х	Port C4	Timer 1 - channel 4	-
30	22	PC5/SPI_SCK	I/O	Х	Х	Х		O3	Х	Х	Port C5	SPI clock	-
31	-	V <sub>SSIO_2</sub>	S	-	-	-	-	-	-	-	I/O groun	d	-
32	-	V <sub>DDIO_2</sub>	S	-	-	-	-	-	-	-	I/O power	supply	-
33	23	PC6/SPI_MOSI	I/O	x	х	х	-	O3	х	х	Port C6	SPI master out/ slave in	-
34	24	PC7/SPI_MISO	I/O	Х	Х	Х	-	O3	Х	Х	Port C7	SPI master in/ slave out	-
35	-	PG0	I/O	Х	Х	-	-	01	Х	Х	Port G0	-	-
36	-	PG1	I/O	Х	Х	-	-	01	Х	Х	Port G1	-	-
37	-	PE3/TIM1_BKIN	I/O	Х	Х	Х	-	01	Х	Х	Port E3	Timer 1 - break input	-
38	-	PE2/I <sup>2</sup> C_SDA	I/O	Χ	-	Х	-	01	T <sup>(6)</sup>	-	Port E2	I <sup>2</sup> C data	-
39	-	PE1/I <sup>2</sup> C_SCL	I/O	Χ	-	Х	-	01	T <sup>(6)</sup>	-	Port E1	I <sup>2</sup> C clock	-
40	-	PE0/CLK_CCO	I/O	x	х	х	-	O3	х	х	Port E0	Configurable clock output	-
41	25	PD0/TIM3_CH2	I/O	x	x	х	HS	O3	x	х	Port D0	Timer 3 - channel 2	TIM1_BKIN [AFR3]/ CLK_CCO [AFR2]
42	26	PD1/SWIM <sup>(7)</sup>	I/O	Х	X	Х	HS	O4	Х	Х	Port D1	SWIM data interface	-
43	27	PD2/TIM3_CH1	I/O	x	х	х	HS	O3	х	х	Port D2	Timer 3 - channel 1	TIM2_CH3 [AFR1]
44	28	PD3/TIM2_CH2	I/O	x	х	х	HS	O3	х	х	Port D3	Timer 2 - channel 2	ADC_ETR [AFR0]
45	29	PD4/TIM2_CH1/ BEEP	I/O	x	х	х	HS	O3	х	х	Port D4	Timer 2 - channel 1	BEEP output [AFR7]
46	30	PD5/ LINUART_TX	I/O	x	х	Х	-	01	x	х	Port D5	LINUART data transmit	-

Table 8. STM8AF6246/48/66/68 (32 Kbyte) microcontroller pin description <sup>(1)(2)</sup> (conti
--



# 7 Memory and register map

## 7.1 Memory map







· · · · · · · · · · · · · · · · · · ·	Table 11. General hardware register map (continued)							
Address	Block	Register label	Register name	Reset status				
0x00 50A0	EXTI_CR1		External interrupt control register 1	0x00				
0x00 50A1	ITC	EXTI_CR2	External interrupt control register 2	0x00				
0x00 50A2 to 0x00 50B2	Reserved area (17 bytes)							
0x00 50B3	RST	RST_SR	Reset status register	0xXX <sup>(1)</sup>				
0x00 50B4 to 0x00 50BF	Reserved area (12 bytes)							
0x00 50C0		CLK_ICKR	Internal clock control register	0x01				
0x00 50C1	CLK	CLK_ECKR	External clock control register	0x00				
0x00 50C2		F	Reserved area (1 byte)					
0x00 50C3		CLK_CMSR	Clock master status register	0xE1				
0x00 50C4		CLK_SWR	Clock master switch register	0xE1				
0x00 50C5	CLK	CLK_SWCR	Clock switch control register	0xXX				
0x00 50C6		CLK_CKDIVR	Clock divider register	0x18				
0x00 50C7		CLK_PCKENR1	Peripheral clock gating register 1	0xFF				
0x00 50C8		CLK_CSSR	Clock security system register	0x00				
0x00 50C9		CLK_CCOR	Configurable clock control register	0x00				
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF				
0x00 50CB	Reserved area (1 byte)							
0x00 50CC		CLK_HSITRIMR	HSI clock calibration trimming register	0x00				
0x00 50CD	CLK	CLK_SWIMCCR	SWIM clock control register	0bXXXX XXX0				
0x00 50CE to 0x00 50D0	Reserved area (3 bytes)							
0x00 50D1		WWDG_CR	WWDG control register	0x7F				
0x00 50D2	WWDG	WWDG_WR	WWDR window register	0x7F				
0x00 50D3 to 0x00 50DF	Reserved area (13 bytes)							
0x00 50E0		IWDG_KR	IWDG key register	0xXX <sup>(2)</sup>				
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00				
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF				
0x00 50E3 to 0x00 50EF	Reserved area (13 bytes)							
0x00 50F0		AWU_CSR1	AWU control/status register 1	0x00				
0x00 50F1	AWU	AWU_APR	AWU asynchronous prescaler buffer register	0x3F				
0x00 50F2		AWU_TBR	AWU timebase selection register	0x00				

	•• • • • •	<i>( (</i> <b>) )</b>
Table 11. Gener	al hardware registe	er map (continued)



Address	Block	Register label	Register name	Reset status			
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F			
0x00 50F4 to 0x00 50FF	Reserved area (12 bytes)						
0x00 5200		SPI_CR1	SPI control register 1	0x00			
0x00 5201		SPI_CR2	SPI control register 2	0x00			
0x00 5202		SPI_ICR	SPI interrupt control register	0x00			
0x00 5203		SPI_SR	SPI status register	0x02			
0x00 5204	SPI	SPI_DR	SPI data register	0x00			
0x00 5205		SPI_CRCPR	SPI CRC polynomial register	0x07			
0x00 5206		SPI_RXCRCR	SPI Rx CRC register	0xFF			
0x00 5207		SPI_TXCRCR	SPI Tx CRC register	0xFF			
0x00 5208 to 0x00 520F	Reserved area (8 bytes)						
0x00 5210		I2C_CR1	I2C control register 1	0x00			
0x00 5211		I2C_CR2	I2C control register 2	0x00			
0x00 5212		I2C_FREQR	I2C frequency register	0x00			
0x00 5213		I2C_OARL	I2C own address register low	0x00			
0x00 5214		I2C_OARH	I2C own address register high	0x00			
0x00 5215			Reserved area (1 byte)				
0x00 5216	I2C	I2C_DR	I2C data register	0x00			
0x00 5217	120	I2C_SR1	I2C status register 1	0x00			
0x00 5218		I2C_SR2	I2C status register 2	0x00			
0x00 5219		I2C_SR3	I2C status register 3	0x00			
0x00 521A		I2C_ITR	I2C interrupt control register	0x00			
0x00 521B		I2C_CCRL	I2C clock control register low	0x00			
0x00 521C		I2C_CCRH	I2C clock control register high	0x00			
0x00 521D		I2C_TRISER	I2C TRISE register	0x02			
0x00 521E to 0x00 523F		Reserved area (24 bytes)					

#### Table 11. General hardware register map (continued)



Address	Block	Register label	Register name	Reset				
			_	status				
0x00 5314	TIM2	TIM2_CCR3L	TIM2 capture/compare register 3 low	0x00				
0x00 5315 to 0x00 531F		Reserved area (11 bytes)						
0x00 5320		TIM3_CR1	TIM3 control register 1	0x00				
0x00 5321		TIM3_IER	TIM3 interrupt enable register	0x00				
0x00 5322	•	TIM3_SR1	TIM3 status register 1	0x00				
0x00 5323		TIM3_SR2	TIM3 status register 2	0x00				
0x00 5324		TIM3_EGR	TIM3 event generation register	0x00				
0x00 5325		TIM3_CCMR1	TIM3 capture/compare mode register 1	0x00				
0x00 5326		TIM3_CCMR2	TIM3 capture/compare mode register 2	0x00				
0x00 5327		TIM3_CCER1	TIM3 capture/compare enable register 1	0x00				
0x00 5328	TIM3	TIM3_CNTRH	TIM3 counter high	0x00				
0x00 5329		TIM3_CNTRL	TIM3 counter low	0x00				
0x00 532A		TIM3_PSCR	TIM3 prescaler register	0x00				
0x00 532B		TIM3_ARRH	TIM3 auto-reload register high	0xFF				
0x00 532C		TIM3_ARRL	TIM3 auto-reload register low	0xFF				
0x00 532D		TIM3_CCR1H	TIM3 capture/compare register 1 high	0x00				
0x00 532E		TIM3_CCR1L	TIM3 capture/compare register 1 low	0x00				
0x00 532F		TIM3_CCR2H	TIM3 capture/compare register 2 high	0x00				
0x00 5330		TIM3_CCR2L	TIM3 capture/compare register 2 low	0x00				
0x00 5331 to 0x00 533F	Reserved area (15 bytes)							
0x00 5340		TIM4_CR1	TIM4 control register 1	0x00				
0x00 5341		TIM4_IER	TIM4 interrupt enable register	0x00				
0x00 5342		TIM4_SR	TIM4 status register	0x00				
0x00 5343	TIM4	TIM4_EGR	TIM4 event generation register	0x00				
0x00 5344		TIM4_CNTR	TIM4 counter	0x00				
0x00 5345		TIM4_PSCR	TIM4 prescaler register	0x00				
0x00 5346		TIM4_ARR	TIM4 auto-reload register	0xFF				
0x00 5347 to 0x00 53DF	5347 to Beconved area (185 bytes)							

 Table 11. General hardware register map (continued)



Option byte no.	Description
OPT12	TMU_KEY 5 [7:0]: Temporary unprotection key 4 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT13	TMU_KEY 6 [7:0]: Temporary unprotection key 5           Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT14	TMU_KEY 7 [7:0]: Temporary unprotection key 6           Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT15	TMU_KEY 8 [7:0]: Temporary unprotection key 7           Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT16	TMU_MAXATT [7:0]: TMU access failure counter         TMU_MAXATT can be initialized with the desired value only if TMU is disabled (TMU[3:0]=0101 in OPT6 option byte).         When TMU is enabled, any attempt to temporary remove the readout protection by using wrong key values increments the counter.         When the option byte value reaches 0x08, the Flash memory and data EEPROM are erased.
OPT17	BL [7:0]: Bootloader enable If this option byte is set to 0x55 (complementary value 0xAA) the bootloader program is activated also in case of a programmed code memory (for more details, see the bootloader user manual, UM0560).

#### Table 16. Option byte description (continued)





Figure 16. HSE external clock source

#### HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied using a crystal/ceramic resonator oscillator of up to 16 MHz. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 29. HSE osci	llator characteristics
--------------------	------------------------

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
R <sub>F</sub>	Feedback resistor	-	-	220	-	kΩ
$C_{L1}/C_{L2}^{(1)}$	Recommended load capacitance	-	-	-	20	pF
9 <sub>m</sub>	Oscillator transconductance	-	5	-	-	mA/V
t <sub>SU(HSE)</sub> <sup>(2)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2.8	-	ms

1. The oscillator needs two load capacitors,  $C_{L1}$  and  $C_{L2}$ , to act as load for the crystal. The total load capacitance ( $C_{load}$ ) is  $(C_{L1} * C_{L2})/(C_{L1} + C_{L2})$ . If  $C_{L1} = C_{L2}$ ,  $C_{load} = C_{L1} / 2$ . Some oscillators have built-in load capacitors,  $C_{L1}$  and  $C_{L2}$ .

2. This value is the startup time, measured from the moment it is enabled (by software) until a stabilized 16 MHz oscillation is reached. It can vary with the crystal type that is used.



- 2. Guaranteed by design.
- 3. Data based on characterization results, not tested in production.















## 10.3.10 I<sup>2</sup>C interface characteristics

Symbol	Parameter	Standard	mode I <sup>2</sup> C	Fast mode I <sup>2</sup> C <sup>(1)</sup>		Unit	
	Falameter	Min <sup>(2)</sup>	Max <sup>(2)</sup>	Min <sup>(2)</sup>	Max <sup>(2)</sup>	Unit	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	110	
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μs	
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-		
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>(3)</sup>	-	0 <sup>(4)</sup>	900 <sup>(3)</sup>		
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time (V <sub>DD</sub> = 3 to 5.5 V)	-	1000	-	300	ns	
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time (V <sub>DD</sub> = 3 to 5.5 V)	-	300	-	300		
t <sub>h(STA)</sub>	START condition hold time	4.0	-	0.6	-		
t <sub>su(STA)</sub>	Repeated START condition setup time	4.7	-	0.6	-		
t <sub>su(STO)</sub>	STOP condition setup time	4.0	-	0.6	-	μs	
t <sub>w(STO:STA)</sub>	STOP to START condition time (bus free)	4.7	-	1.3	-		
Cb	Capacitive load for each bus line	-	400	-	400	pF	

## Table 39. I<sup>2</sup>C characteristics

1.  $f_{MASTER}$ , must be at least 8 MHz to achieve max fast I<sup>2</sup>C speed (400 kHz)

2. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production

3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL





# Figure 46. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



Figure 47. LQFP48 marking example (package top view)



Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$ = 82 °C (measured according to JESD51-2), I<sub>DDmax</sub> = 14 mA, V<sub>DD</sub> = 5 V, maximum 20 I/Os used at the same time in output at low level with I<sub>OL</sub> = 8 mA, V<sub>OL</sub>= 0.4 V

P<sub>INTmax</sub> = 14 mA x 5 V= 70 mW

P<sub>IOmax</sub> = 20 x 8 mA x 0.4 V = 64 mW

This gives:  $P_{INTmax}$  = 70 mW and  $P_{IOmax}$  64 mW:

P<sub>Dmax</sub> = 70 mW + 64 mW

Thus: P<sub>Dmax</sub> = 134 mW.

Using the values obtained in *Table 49: Thermal characteristics*  $T_{Jmax}$  is calculated as follows:

For LQFP64 46 °C/W

This is within the range of the suffix C version parts (-40 <  $T_J$  < 125 °C).

Parts must be ordered at least with the temperature range suffix C.



# 14 Revision history

Date	Revision	Changes
22-Aug-2008	1	Initial release
10-Aug-2009	2	Document revised as the following: Updated <i>Features</i> ; Updated <i>Table: Device summary</i> ; Updated <i>Section: Product line-up</i> ; Changed <i>Section: Product overview</i> ; Updated <i>Section: Pinouts and pin description</i> ; Changed <i>Section: Register map</i> ; Updated <i>Section: Register map</i> ; Updated <i>Section: Interrupt table</i> ; Updated <i>Section: Option bytes</i> ; Updated <i>Section: Electrical characteristics</i> ; Updated <i>Section: Package information</i> ; Updated <i>Section: Ordering information</i> ; Added <i>Section: STM8 development tools</i> .
22-Oct-2009	3	Adapted Table: STM8AF61xx/62xx (32 Kbyte) microcontroller pin description. Added Section: LIN header error when automatic resynchronization is enabled.
08-Jul-2010	4	Updated title on cover page. Added VFQFPN32 5x 5 mm package. Added STM8AF62xx devices, and modified cover page header to clarify the part numbers covered by the datasheets. Updated <i>Note 1</i> below <i>Table: Device summary.</i> Updated D temperature range to -40 to 150°C. Content of <i>Section: Product overview</i> reorganized. Renamed <i>Section: Memory and register map</i> , and content merged with Register map section. Renamed BL_EN and NBL_EN, BL and NBL, respectively, in <i>Table:</i> <i>Option bytes.</i> Added <i>Table: Operating lifetime.</i> Added CEXT and P <sub>D</sub> (power dissipation) in <i>Table: General operating</i> <i>conditions</i> , and <i>Section: VCAP external capacitor.</i> Suffix D maximum junction temperature (T <sub>J</sub> ) updated in <i>Table:</i> <i>General operating conditions.</i> Update tvDD in <i>Table: Operating conditions at power-up/power-down.</i> Moved <i>Table: Typical peripheral current consumption VDD = 5.0 V</i> to <i>Section: Current consumption for on-chip peripherals</i> and removed I <sub>DD(CAN)</sub> . Updated <i>Section: STM8 development tools.</i>

#### Table 50. Document revision history



Date	Revision	Changes
31-Jan-2011	5	<ul> <li>Modified references to reference manual, and Flash programming manual in the whole document.</li> <li>Added reference to AEC Q100 standard on cover page.</li> <li>Renamed timer types as follows: <ul> <li>Auto-reload timer to general purpose timer</li> <li>Multipurpose timer to advanced control timer</li> <li>System timer to basic timer</li> </ul> </li> <li>Introduced concept of medium density Flash program memory. Updated timer names in <i>Figure: STM8A block diagram</i>.</li> <li>Added TMU brief description in <i>Section: Flash program and data EEPROM</i>, and updated TMU_MAXATT description in <i>Table: Option byte description</i>.</li> <li>Updated clock sources in clock controller features. Changed 16MHZTRIM0 to HSITRIM bit in <i>Section: User trimming</i>.</li> <li>Added Table: <i>Peripheral clock gating bits</i>.</li> <li>Updated Section: Low-power operating modes.</li> <li>Added Table: ADC naming and Table: Communication peripheral naming correspondence.</li> <li>Added Note 1 related AIN12 pin in Section: Analog-to-digital converter (ADC) and Table: STM8AF61xx/62xx (32 Kbyte) microcontroller pin description.</li> <li>Updated SPI data rate to 10 Mbit/s or f<sub>MASTER</sub>/2 in Section: Serial peripheral interface (SPI).</li> <li>Added reset state in Table: Legend/abbreviation.</li> <li>Table: STM8AF61xx/62xx (32 Kbyte) microcontroller pin description: added Note 7 related to PD1/SWIM, modified Note 6, corrected wpu input for PE1 and PE2, and renamed TIMn_CCx and TIMn_NCCx to TIMn_CHx and TIMn_CHxN, respectively.</li> <li>Section: Register map:</li> <li>Replaced tables describing register maps and reset values for nonvolatile memory, global configuration, reset status, clock controller, interrupt controller, timers, communication interfaces, and ADC, by Table: General hardware register map.</li> </ul>

Table 50. Document revision history (continued)



Date	Revision	50. Document revision history (continued) Changes		
Date	1764121011			
31-Jan-2011	5 (continued)	Renamed Fast Active Halt mode to Active-halt mode with regulator on, and Slow Active Halt mode to Active-halt mode with regulator off. Updated <i>Table: Total current consumption in Halt and Active-halt</i> <i>modes. General conditions for VDD apply, TA</i> = -40 to 55 °C, in particular I <sub>DD(FAH)</sub> and I <sub>DD(SAH)</sub> renamed I <sub>DD(AH)</sub> ; t <sub>WU(FAH)</sub> and t <sub>WU(SAH)</sub> renamed t <sub>WU(AH)</sub> , and temperature condition added. Removed I <sub>DD(USART)</sub> from <i>Table: Typical peripheral current</i> <i>consumption VDD</i> = 5.0 V.		
		Updated general conditions in <i>Section: Memory characteristics</i> . Modified $T_{WE}$ maximum value in <i>Table: Flash program memory</i> and <i>Table: Data memory</i> . Update $I_{lkg ana}$ maximum value for $T_A$ ranging from -40 to 150 °C in		
		Table: I/O static characteristics.		
		Added $t_{IFP(NRST)}$ and renamed $V_{F(NRST)} t_{IFP}$ in <i>Table: NRST pin characteristics</i> . Added recommendations concerning NRST pin level above <i>Figure: Recommended reset pin protection,</i> and updated external capacitor value.		
		Added Raisonance compiler in Section: Software tools.		
		Moved know limitations to separate errata sheet.		
	2012 6	Updated wildcards of document part numbers.		
		<i>Table: Device summary: u</i> pdated the footnotes to all STM8AF61xx part numbers.		
		Section: Introduction: small text change in first paragraph.		
		<i>Table:</i> STM8AF62xx product line-up: added "P" version for all order codes; updated RAM.		
		<i>Table: STM8AF/H61xx product line-up</i> : added "P" version for all order codes.		
		<i>Figure: STM8A block diagram</i> : updated POR, BOR and WDG; updated LINUART input; added legend.		
		Section: Flash program and data EEPROM: removed non relevant bullet points and added a sentence about the factory programmer.		
18-Jul-2012		Table: Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers: updated		
		ADC features: updated ADC input range.		
		<i>Table: Memory model for the devices covered in this datasheet:</i> updated 16 Kbyte and 8 Kbyte information.		
		<i>Table: Option bytes</i> : updated factory default setting for NOPT17; added footnote <i>1</i> .		
		Section: Minimum and maximum values: T <sub>A</sub> = -40 °C (not 40 °C).		
		Table: General operating conditions: updated V <sub>CAP</sub> .		
		Table: Total current consumption in Run, Wait and Slow mode General conditions for VDD apply, TA = -40 to 150 °C: updated conditions for $I_{DD(RUN)}$ .		
		<i>Table: I/O static characteristics</i> : added new condition and new max values for rise and fall time; updated the footnote.		

Table 50. Document revision history (continued)



Date	Revision	Changes
18-Jul-2012	6 (continued)	<ul> <li>Section: Reset pin characteristics: updated text below Figure: Typical NRST pull-up current Ipu vs VDD.</li> <li>Figure: Recommended reset pin protection: updated unit of capacitor.</li> <li>Table: SPI characteristics: updated SCK high and low time conditions and values.</li> <li>Figure: SPI timing diagram - master mode: replaced 'SCK input' signals with 'SCK output' signals.</li> <li>Updated Table: VFQFPN 32-lead very thin fine pitch quad flat no-lead package mechanical data, Table: LQFP 48-pin low profile quad flat package mechanical data.</li> <li>Replaced Figure: LQFP 48-pin low profile quad flat package (7 x 7) and Figure: LQFP 32-pin low profile quad flat package (7 x 7).</li> <li>Added Figure: LQFP 48-pin recommended footprint and Figure: LQFP 32-pin recommended footprint.</li> <li>Figure: Ordering information scheme(1): added footnote 1, added "xxx" and footnote 2, updated example and device family; added FASTROM.</li> <li>Section: C and assembly toolchains: added www.iar.com</li> </ul>
04-Apr-2014	7	<ul> <li>Updated:</li> <li>Table: Device summary,</li> <li>Table: STM8AF62xx product line-up,</li> <li>Table: STM8AF/H61xx product line-up.</li> <li>SPI description in Features.</li> <li>The typical and maximum values for t<sub>TEMP</sub> reset release delay in <i>Table: Operating conditions at power-up/power-down.</i></li> <li>The symbol for NRST Input not filtered pulse duration in <i>Table: NRST pin characteristics</i></li> <li>The address and comment of Reset interrupt in <i>Table: STM8A interrupt table.</i></li> <li>Added the three footnotes to <i>Figure VFQFPN 32-lead very thin fine pitch quad flat no-lead package (5 x 5).</i></li> </ul>
24-Jun-2014	8	Updated <i>Table: HSI oscillator characteristics.</i> Added HSI accuracy and removed temperature range B in <i>Figure:</i> <i>Ordering information scheme(1).</i>
12-Nov-2014	9	Updates in <i>Table: HSI oscillator characteristics</i> (HSI oscillator accuracy (factory calibrated) values) and <i>Figure: Ordering information scheme(1)</i> (changed the value for I).

Table 50. Document revision history (continued)



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved



DocID14952 Rev 11