



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	38
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6268tcx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	flat package mechanical data	79
Table 47.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	33
Table 48.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	36
Table 49.	Thermal characteristics	38
Table 50.	Document revision history	94

1 Introduction

This datasheet refers to the STM8AF6246, STM8AF6248, STM8AF6266 and STM8AF6268 products with 16 to 32 Kbyte of Flash program memory.

In the order code, the letter 'F' refers to product versions with data EEPROM and 'H' refers to product versions without data EEPROM. The identifiers 'F' and 'H' do not coexist in a given order code.

The datasheet contains the description of family features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8 Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



2 Description

The STM8AF6246, STM8AF6248, STM8AF6266 and STM8AF6268 automotive 8-bit microcontrollers offer from 16 to 32 Kbyte of Flash program memory and integrated true data EEPROM. They are referred to as medium density STM8A devices in STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

All devices of the STM8A product line provide the following benefits: reduced system cost, performance and robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Device performance is ensured by a clock frequency of up to 16 MHz CPU and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals. Full documentation is offered with a wide choice of development tools.

Product longevity is ensured in the STM8A family thanks to their advanced core which is made in a state-of-the art technology for automotive applications with 3.3 V to 5 V operating supply.

All STM8A and ST7 microcontrollers are supported by the same tools including STVD/STVP development environment, the STice emulator and a low-cost, third party incircuit debugging tool.



4 Block diagram









5.2 Single wire interface module (SWIM) and debug module (DM)

5.2.1 SWIM

The single wire interface module, SWIM, together with an integrated debug module, permits non-intrusive, real-time in-circuit debugging and fast memory programming. The interface can be activated in all device operation modes and can be connected to a running device (hot plugging). The maximum data transmission speed is 145 bytes/ms.

5.2.2 Debug module

The non-intrusive debugging module features a performance close to a full-flavored emulator. Besides memory and peripheral operation, CPU operation can also be monitored in real-time by means of shadow registers.

- R/W of RAM and peripheral registers in real-time
- R/W for all resources when the application is stopped
- Breakpoints on all program-memory instructions (software breakpoints), except the interrupt vector table
- Two advanced breakpoints and 23 predefined breakpoint configurations

5.3 Interrupt controller

- Nested interrupts with three software priority levels
- 21 interrupt vectors with hardware priority
- Five vectors for external interrupts (up to 34 depending on the package)
- Trap and reset interrupts

5.4 Flash program and data EEPROM

- 16 Kbyte to 32 Kbyte of medium density single voltage program Flash memory
- Up to 1 Kbyte true (not emulated) data EEPROM
- Read while write: writing in the data memory is possible while executing code in the Flash program memory

The whole Flash program memory and data EEPROM are factory programmed with 0x00.

5.4.1 Architecture

- The memory is organized in blocks of 128 bytes each
- Read granularity: 1 word = 4 bytes
- Write/erase granularity: 1 word (4 bytes) or 1 block (128 bytes) in parallel
- Writing, erasing, word and block management is handled automatically by the memory interface.



5.6 Low-power operating modes

For efficient power management, the application can be put in one of four different low power modes. Users can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

Wait mode

In this mode, the CPU is stopped but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.

• Active-halt mode with regulator on

In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in Active-halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.

• Active-halt mode with regulator off

This mode is the same as Active-halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.

Halt mode

CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

In all modes the CPU and peripherals remain permanently powered on, the system clock is applied only to selected modules. The RAM content is preserved and the brown-out reset circuit remains activated.

5.7 Timers

5.7.1 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications. The watchdog timer activity is controlled by the application program or option bytes. Once the watchdog is activated, it cannot be disabled by the user program without going through reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application timing perfectly. The application software must refresh the counter before time-out and during a limited time window. If the counter is refreshed outside this time window, a reset is issued.



TIM1: Advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and bridge driver.

- 16-bit up, down and up/down AR (auto-reload) counter with 16-bit fractional prescaler.
- Four independent CAPCOM channels configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Trigger module which allows the interaction of TIM1 with other on-chip peripherals. In the present implementation it is possible to trigger the ADC upon a timer event.
- External trigger to change the timer behavior depending on external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Interrupt sources: 4 x input capture/output compare, 1 x overflow/update, 1 x break

TIM2 and TIM3: 16-bit general purpose timers

- 16-bit auto-reload up-counter
- 15-bit prescaler adjustable to fixed power of two ratios 1...32768
- Timers with three or two individually configurable CAPCOM channels
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update

5.7.5 Basic timer

The typical usage of this timer (TIM4) is the generation of a clock tick.

Table 4	. TIM4

Timer	Counter width	Counter type	Prescaler factor	Channels	Inverted outputs	Repetition counter	trigger unit	External trigger	Break input
TIM4	8-bit	Up	2 ⁿ n = 0 to 7	0	None	No	No	No	No

- 8-bit auto-reload, adjustable prescaler ratio to any power of two from 1 to 128
- Clock source: master clock
- Interrupt source: 1 x overflow/update



	14.510			
Address	Block	Register label	Register name	Reset status
0x00 53E0		ADC _DB0RH	ADC data buffer register 0 high	0x00
0x00 53E1		ADC _DB0RL	ADC data buffer register 0 low	0x00
0x00 53E2		ADC _DB1RH	ADC data buffer register 1 high	0x00
0x00 53E3		ADC _DB1RL	ADC data buffer register 1 low	0x00
0x00 53E4		ADC _DB2RH	ADC data buffer register 2 high	0x00
0x00 53E5		ADC _DB2RL	ADC data buffer register 2 low	0x00
0x00 53E6		ADC _DB3RH	ADC data buffer register 3 high	0x00
0x00 53E7		ADC _DB3RL	ADC data buffer register 3 low	0x00
0x00 53E8		ADC _DB4RH	ADC data buffer register 4 high	0x00
0x00 53E9		ADC _DB4RL	ADC data buffer register 4 low	0x00
0x00 53EA	ADC	ADC _DB5RH	ADC data buffer register 5 high	0x00
0x00 53EB		ADC _DB5RL	ADC data buffer register 5 low	0x00
0x00 53EC		ADC _DB6RH	ADC data buffer register 6 high	0x00
0x00 53ED		ADC _DB6RL	ADC data buffer register 6 low	0x00
0x00 53EE		ADC _DB7RH	ADC data buffer register 7 high	0x00
0x00 53EF		ADC _DB7RL	ADC data buffer register 7 low	0x00
0x00 53F0		ADC _DB8RH	ADC data buffer register 8 high	0x00
0x00 53F1		ADC _DB8RL	ADC data buffer register 8 low	0x00
0x00 53F2		ADC _DB9RH	ADC data buffer register 9 high	0x00
0x00 53F3		ADC _DB9RL	ADC data buffer register 9 low	0x00
0x00 53F4 to 0x00 53FF		Re	eserved area (12 bytes)	
0x00 5400		ADC _CSR	ADC control/status register	0x00
0x00 5401		ADC_CR1	ADC configuration register 1	0x00
0x00 5402		ADC_CR2	ADC configuration register 2	0x00
0x00 5403		ADC_CR3	ADC configuration register 3	0x00
0x00 5404		ADC_DRH	ADC data register high	0xXX
0x00 5405		ADC_DRL	ADC data register low	0xXX
0x00 5406	ADC	ADC_TDRH	ADC Schmitt trigger disable register high	0x00
0x00 5407		ADC_TDRL	ADC Schmitt trigger disable register low	0x00
0x00 5408		ADC _HTRH	ADC high threshold register high	0xFF
0x00 5409		ADC_HTRL	ADC high threshold register low	0x03
0x00 540A		ADC _LTRH	ADC low threshold register high	0x00



10.3 Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit			
f _{CPU}	Internal CPU clock frequency	T_A = -40 °C to 150 °C	0	16	MHz			
$V_{DD/}V_{DDIO}$	Standard operating voltage	-	3.0	5.5	V			
V _{CAP} ⁽¹⁾	C _{EXT} : capacitance of external capacitor	-	470	3300	nF			
	ESR of external capacitor	at 1 MHz ⁽²⁾	-	0.3	Ω			
	ESL of external capacitor		-	15	nH			
P _D		LQFP32	-	85				
	Power dissipation (all VFQFPN32 temperature ranges)		- 200		mW			
	······p·······························	LQFP48	- 88					
		Suffix A		85	°C			
T _A	Ambient temperature	Suffix C		125				
		Suffix D	40	150				
		Suffix A	-40	90				
TJ	Junction temperature range	tion temperature range Suffix C		130				
		Suffix D		155				

Table 21. General operating conditions

1. Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum value must be respected for the full application range.

2. This frequency of 1 MHz as a condition for V_{CAP} parameters is given by design of internal regulator.



Figure 8. f_{CPUmax} versus V_{DD}



	Table 20. Programming current consumption								
Symbol	Parameter	Conditions	Тур	Max	Unit				
I _{DD(PROG)}	Programming current	V _{DD} = 5 V, -40 °C to 150 °C, erasing and programming data or Flash program memory	1.0	1.7	mA				

Table 26. Programming current consumption

Table 27. Typical peripheral current consumption $V_{DD} = 5.0 V^{(1)}$

Symbol	Parameter	Typ. f _{master} = 2 MHz	Typ. f _{master} = 16 MHz	Unit
I _{DD(TIM1)}	TIM1 supply current ⁽²⁾	0.03	0.23	
I _{DD(TIM2)}	TIM2 supply current ⁽²⁾	0.02	0.12	
I _{DD(TIM3)}	TIM3 supply current ⁽²⁾	0.01	0.1	
I _{DD(TIM4)}	TIM4 supply current ⁽²⁾	0.004	0.03	
I _{DD(LINUART)}	LINUART supply current ⁽²⁾	0.03	0.11	
I _{DD(SPI)}	SPI supply current ⁽²⁾	0.01	0.04	mA
I _{DD(I²C)}	I ² C supply current ⁽²⁾	0.02	0.06	
I _{DD(AWU)}	AWU supply current ⁽²⁾	0.003	0.02	
I _{DD(TOT_DIG)}	All digital peripherals on	0.22	1	
I _{DD(ADC)}	ADC supply current when converting ⁽³⁾	0.93	0.95	

1. Typical values not tested in production. Since the peripherals are powered by an internally regulated, constant digital supply voltage, the values are similar in the full supply voltage range.

2. Data based on a differential I_{DD} measurement between no peripheral clocked and a single active peripheral. This measurement does not include the pad toggling consumption.

3. Data based on a differential ${\rm I}_{\rm DD}$ measurement between reset configuration and continuous A/D conversions.

Current consumption curves

Figure 10 to *Figure 15* show typical current consumption measured with code executing in RAM.





Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ACC _{HS}	HSI oscillator user trimming accuracy	Trimmed by the application	-1 ⁽¹⁾	-	1 ⁽¹⁾	
		for any V _{DD} and I _A conditions	-0.5 ⁽¹⁾	-	0.5 ⁽¹⁾	
	HSI oscillator accuracy (factory calibrated)	3.0 V \leq V _{DD} \leq 5.5 V, -40 °C \leq T _A \leq 150 °C	-5	-	5	%
		$\begin{array}{l} 3.0V \leq \! V_{DD} \leq \! 5.5V, \\ -40^\circ C \leq \! T_A \leq \! 125 \ ^\circ C \end{array}$	-2.5 ⁽²⁾	-	2.5 ⁽²⁾	1
t _{su(HSI)}	HSI oscillator wakeup time	-	-	-	2 ⁽³⁾	μs

Table 30. HSI oscillator characteristics

1. Depending on option byte setting (OPT3 and NOPT3)

2. These values are guaranteed for STM8AF62x6ITx order codes only.

3. Guaranteed by characterization, not tested in production





Low speed internal RC oscillator (LSI)

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.$

Table 31. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{LSI}	Frequency	-	112	128	144	kHz
t _{su(LSI)}	LSI oscillator wakeup time	-	-	-	7 ⁽¹⁾	μs

1. Data based on characterization results, not tested in production.





Figure 19. Typical LSI frequency vs V_{DD}



10.3.7 Reset pin characteristics

Subject to general operating conditions for V_{DD} and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL(NRST)}	NRST input low level voltage ⁽¹⁾	-	V_{SS}	-	$0.3 \times V_{DD}$	
V _{IH(NRST)}	NRST input high level voltage ⁽¹⁾	-	$0.7 ext{ x V}_{ ext{DD}}$	-	V _{DD}	V
V _{OL(NRST)}	NRST output low level voltage ⁽¹⁾	I _{OL} = 3 mA	-	-	0.6	
R _{PU(NRST)}	NRST pull-up resistor	-	30	40	60	kΩ
t _{IFP}	NRST input filtered pulse ⁽¹⁾	-	85	-	315	
t _{INFP(NRST)}	NRST Input not filtered pulse duration ⁽²⁾	-	500	-	-	ns

Table 30. NKST pill chalacteristics	Table	36.	NRST	pin	characteristics
-------------------------------------	-------	-----	------	-----	-----------------

1. Data based on characterization results, not tested in production.

2. Data guaranteed by design, not tested in production.



Figure 33. Typical NRST V_{IL} and V_{IH} vs V_{DD} @ four temperatures



Electrical characteristics

- 3. Values based on design simulation and/or characterization results, and not tested in production.
- 4. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 5. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.





1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD}



Figure 38. SPI timing diagram where slave mode and CPHA = 1

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$



	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	0.800	0.900	1.000	0.0315	0.0354	0.0394	
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020	
A3	-	0.200	-	-	0.0079	-	
b	0.180	0.250	0.300	0.0071	0.0098	0.0118	
D	4.850	5.000	5.150	0.1909	0.1969	0.2028	
D2	3.500	3.600	3.700	0.1378	0.1417	0.1457	
E	4.850	5.000	5.150	0.1909	0.1969	0.2028	
E2	3.500	3.600	3.700	0.1378	0.1417	0.1457	
е	-	0.500	-	-	0.0197	-	
L	0.300	0.400	0.500	0.0118	0.0157	0.0197	
ddd	-	-	0.050	-	-	0.0020	

Table 46. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quadflat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





Figure 43. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package recommended footprint

1. Dimensions are expressed in millimeters.



Cumhal	millimeters			inches ⁽¹⁾			
Зутвої	Min	Тур	Мах	Min	Тур	Мах	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
с	0.090	-	0.200	0.0035	-	0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3	-	5.500	-	-	0.2165	-	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.500	-	-	0.2165	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
CCC	-	-	0.080	-	-	0.0031	

Table 47. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package
mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



11.3 LQFP32 package information

Figure 48. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.





Figure 49. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.







13.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST visual develop (STVD) IDE and the ST visual programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8.

13.2.1 STM8 toolset

The STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at www.st.com. This package includes:

ST visual develop

Full-featured integrated development environment from STMicroelectronics, featuring:

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

ST visual programmer (STVP)

Easy-to-use, unlimited graphical interface allowing read, write and verification of the STM8A microcontroller Flash memory. STVP also offers project mode for saving programming configurations and automating programming sequences.

13.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of the application directly from an easy-to-use graphical interface.

Available toolchains include:

C compiler for STM8

All compilers are available in free version with a limited code size depending on the compiler. For more information, refer to www.cosmic-software.com, www.raisonance.com, and www.iar.com.

STM8 assembler linker

Free assembly toolchain included in the STM8 toolset, which allows users to assemble and link the application source code.

