



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC11
Core Size	8-Bit
Speed	4MHz
Connectivity	SCI, SPI
Peripherals	POR, PWM, WDT
Number of I/O	37
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	640 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.29x29.29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc11k1cfne4

10



# Freescale Semiconductor, Inc.

## **Table of Contents**

4.9 XOUT Pin Control	102
4.9.1 System Configuration Register	102
4.9.2 System Configuration Options 2 Register	
Section 5. Resets and Interrupts	
5.1 Contents	105
5.2 Introduction	106
5.3 Sources of Resets	106
5.3.1 Power-On Reset (POR)	
5.3.2 External Reset (RESET)	
Computer Operating Properly (COP) System	
5.3.3.1 System Configuration Register	
5.3.3.2 System Configuration Options Register	
5.3.3.3 Arm/Reset COP Timer Circuitry Register	
5.3.4 Clock Monitor Reset	
5.3.4.1 System Configuration Options Register 5.3.4.2 System Configuration Options Register 2	
5.3.4.2 System Configuration Options Register 2	112
5.4 Effects of Reset	115
5.5 Interrupts	117
5.5.1 Non-Maskable Interrupts	120
5.5.1.1 Non-Maskable Interrupt Request (XIRQ)	120
5.5.1.2 Illegal Opcode Trap	
5.5.1.3 Software Interrupt (SWI)	
5.5.2 Maskable Interrupts	121
5.6 Reset and Interrupt Priority	122
5.7 Reset and Interrupt Processing	123
5.8 Low-Power Operation	
5.8.1 Wait Mode	
5.8.2 Stop Mode	
5.8.3 Slow Mode	132



# **List of Figures**

Figur	e Title	Page
4-13	System Configuration Register (CONFIG)	101
4-14	System Configuration Register (CONFIG)	102
4-15	System Configuration Options 2 Register (OPT2)	103
5-1	System Configuration Register (CONFIG)	
5-2	System Configuration Options Register (OPTION)	
5-3	Arm/Reset COP Timer Circuitry Register (COPRST)	
5-4	System Configuration Options Register (OPTION)	
5-5	System Configuration Options Register 2 (OPT2)	
5-6	System Configuration Options Register (OPTION)	121
5-7	Highest Priority I-Bit Interrupt	
	and Miscellaneous Register (HPRIO)	
5-8	Processing Flow Out of Reset	
5-9	Interrupt Priority Resolution	
5-10	Interrupt Priority Resolution Within SCI System	
5-11	System Configuration Options Register (OPTION)	
5-12	System Configuration Options 3 Register (OPT3)	
5-13	Slow Mode Example for M68HC(7)11KS Devices Only	133
6-1	Port A Data Register (PORTA)	138
6-2	Port A Data Direction Register (DDRA)	
6-3	Port B Data Register (PORTB)	
6-4	Port B Data Direction Register (DDRB)	
6-5	Port C Data Register (PORTC)	
6-6	Port C Data Direction Register (DDRC)	
6-7	System Configuration Options 2 Register (OPT2)	
6-8	Port D Data Register (PORTD)	
6-9	Port D Data Direction Register (DDRD)	
6-10	Port E Data Register (PORTE)	
6-11	Port F Data Register (PORTF)	
6-12	Port F Data Direction Register (DDRF)	
6-13	Port G Data Register (PORTG)	
6-14	Port G Data Direction Register (DDRG)	
6-15	Port H Data Register (PORTH)	
6-16	Port H Data Direction Register (DDRH)	146



Central Processor Unit (CPU) Instruction Set

Table 3-1. Instruction Set (Sheet 6 of 7)

		B	Address	sing	Ir	struction				Co	nditio	n Coc	les		
Mnemonic	Operation	Description	Mode		Opcode	Operand	Cycles	S				N	Z	٧	С
SBA	Subtract B from	$A - B \Rightarrow A$	INI		10	<u> </u>	2	_	_	_	_	Δ	Δ	Δ	Δ
SBCA (opr)	A Subtract with Carry from A	$A - M - C \Rightarrow A$	A IMI A DII A EX A INI	₹	82 92 B2 A2	ii dd hh II ff	2 3 4 4	_	_	_	_	Δ	Δ	Δ	Δ
SBCB (opr)	Subtract with Carry from B	$B - M - C \Rightarrow B$	B IMI B DIF B EX B INI	R T D,X	C2 D2 F2 E2	ff ii dd hh II ff	5 2 3 4 4	_	_	_	_	Δ	Δ	Δ	Δ
SEC	Cat Carmi	1 ⇒ C	B INI	D,Y 18	E2 0D	ff	5 2								4
SEI	Set Carry Set Interrupt Mask	1 ⇒ l	INI		0F	_	2	_	=	=	1	=	_	=	1
SEV	Set Overflow Flag	1 ⇒ V	INI	Н	0B	_	2	_	_	_		-	_	1	_
STAA (opr)	Store Accumulator A	$A\RightarrowM$			97 B7 A7 A7	dd hh II ff	3 4 4 5	_	_	_	_	Δ	Δ	0	_
STAB (opr)	Store Accumulator B	$B \Rightarrow M$	B DIF B EX B INI	2	D7 F7 E7	dd hh II ff	3 4 4 5	_	_	_	_	Δ	Δ	0	_
STD (opr)	Store Accumulator D	$A \Rightarrow M, B \Rightarrow M + 1$	DIF EX INI	2	DD FD ED	dd hh II ff	4 5 5 6	_	_	_	_	Δ	Δ	0	_
STOP	Stop Internal Clocks	_	INI		CF	_	2	_	_	_	_	_	_	_	_
STS (opr)	Store Stack Pointer	SP ⇒ M : M + 1			9F BF AF AF	dd hh II ff	4 5 5 6	_	_	_	_	Δ	Δ	0	_
STX (opr)	Store Index Register X	IX ⇒ M : M + 1	DII EX INI	2	DF FF EF	dd hh II ff	4 5 5 6	_	_	_	_	Δ	Δ	0	_
STY (opr)	Store Index Register Y	IY ⇒ M : M + 1			FF EF	dd hh II ff	5 6 6	_	_	_	_	Δ	Δ	0	_
SUBA (opr)	Subtract Memory from A	$A-M\RightarrowA$		₹	80 90 B0 A0 A0	ii dd hh II ff	2 3 4 4 5	_	_	_	_	Δ	Δ	Δ	Δ
SUBB (opr)	Subtract Memory from B	$B - M \Rightarrow B$		₹	C0 D0 F0 E0 E0	ii dd hh II ff ff	2 3 4 4 5	_	_	_	_	Δ	Δ	Δ	Δ
SUBD (opr)	Subtract Memory from D	D − M : M + 1 ⇒ D	IMI DII EX INI	M R	83 93 B3 A3 A3	jj kk dd hh II ff	4 5 6 6 7	_	_	_	_	Δ	Δ	Δ	Δ
SWI	Software Interrupt	See Figure 3-2	INI		3F	_	14	_	_	_	1	_	_	_	-
TAB	Transfer A to B	$A \Rightarrow B$	INI	1	16	_	2					Δ	Δ	0	_
TAP	Transfer A to CC Register	A ⇒ CCR	INI		06	_	2	Δ	<b>\</b>	Δ	Δ	Δ	Δ	Δ	Δ
TBA	Transfer B to A	B ⇒ A	INI		17	_	2	_	_	_	_	Δ	Δ	0	_
TEST	TEST (Only in Test Modes)	Address Bus Counts	INI	-	00	_	*	_	_	_	_	_	_	_	_



## **Operating Modes and On-Chip Memory**

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0058	Memory Mapping Window 1 Control Register (MM1CR) <sup>(1)</sup>	Read: Write:	0	X1A18	X1A17	X1A16	X1A15	X1A14	X1A13	0
	See page 237.	Reset:	0	0	0	0	0	0	0	0
\$0059	Memory Mapping Window 2 Control Register (MM2CR) <sup>(1)</sup>	Read: Write:	0	X2A18	X2A17	X2A16	X2A15	X2A14	X2A13	0
	See page 237.	Reset:	0	0	0	0	0	0	0	0
\$005A	Chip Select Clock Stretch Register (CSCSTR) <sup>(1)</sup>	Read: Write:	IOSA	IOSB	GP1SA	GP1SB	GP2SA	GP2SB	PCSA	PCSB
	See page 249.	Reset:	0	0	0	0	0	0	0	0
\$005B	Chip Select Control Register (CSCTL) <sup>(1)</sup>	Read: Write:	IOEN	IOPL	IOCSA	IOSZ	GCSPR	PCSEN	PCSZA	PCSZB
	See pages 240, 241	Reset:	0	0	0	0	0	1	0	0
\$005C	General-Purpose Chip Select 1 Address Register (GPCS1A) <sup>(1)</sup>	Read: Write:	G1A18	G1A17	G1A16	G1A15	G1A14	G1A13	G1A12	G1A11
	See page 243.	Reset:	0	0	0	0	0	0	0	0
\$005D	General-Purpose Chip Select 1 Control Register (GPCS1C) <sup>(1)</sup>	Read: Write:	G1DG2	G1DPC	G1POL	G1AV	G1SZA	G1SZB	G1SZC	G1SZD
	See pages 244, 247	Reset:	0	0	0	0	0	0	0	0
\$005E	General-Purpose Chip Select 2 Address Register (GPCS2A) <sup>(1)</sup>	Read: Write:	G2A18	G2A17	G2A16	G2A15	G2A14	G2A13	G2A12	G2A11
	See page 245.	Reset:	0	0	0	0	0	0	0	0
\$005F	General-Purpose Chip Select 2 Control Register (GPCS2C) <sup>(1)</sup>	Read: Write:	0	G2DPC	G2POL	G2AV	G2SZA	G2SZB	G2SZC	G2SZD
	See pages 245, 247	Reset:	0	0	0	0	0	0	0	0
1. Not a	available on M68HC11KS (	devices								
\$0060	Pulse Width Modulation Timer Clock Select	Read: Write:	CON34	CON12	PCKA2	PCKA1	0	PCKB3	PCKB2	PCKB1
φοσσσ	Register (PWCLK) See page 213.	Reset:	0	0	0	0	0	0	0	0
\$0061	Pulse Width Modulation Timer Polarity Register	Read: Write:	PCLK4	PCLK3	PCLK2	PCLK1	PPOL4	PPOL3	PPOL2	PPOL1
	(PWPOL) See page 215.	Reset:	0	0	0	0	0	0	0	0
				= Unimplen	nented	R	= Reserved		U = Undefir	ned

Figure 4-1. Register and Control Bit Assignments (Sheet 8 of 11)



## **Operating Modes and On-Chip Memory**

#### 4.6.1 Control Registers and RAM

Out of reset, the 128-byte register block is mapped to \$0000 and the 768-byte RAM (1 Kbyte on the [7]11KS2) is mapped to \$0080. Both the register block and the RAM can be placed at any other 4-Kbyte boundary (\$x000 and \$x080, respectively) by writing the appropriate value to the INIT register.




Figure 4-5. RAM and I/O Mapping Register (INIT)

**NOTE:** INIT is writable once in normal modes and writable at any time in special modes.

RAM[3:0] — RAM Map Position Bits

These four bits determine the position of RAM in the memory map by specifying the upper hexadecimal digit of the RAM address. Refer to **Table 4-5**.

REG[3:0] — Register Block Position Bits

These four bits determine the position of the register block in memory by specifying the upper hexadecimal digit of the block address. Refer to **Table 4-6**.



Operating Modes and On-Chip Memory EPROM/OTPROM (M68HC711K4 and M68HC711KS2)

registers to default values, then receives data from an external host and programs it into the EPROM. The value in the X index register determines programming delay time. The value in the Y index register is a pointer to the first address in EPROM to be programmed. The default starting address is \$8000 for the M68HC11KS2.

When the utility program is ready to receive programming data, it sends the host a \$FF character and waits for a reply. When the host sees the \$FF character, it sends the EPROM programming data, starting with the first location in the EPROM array. After the MCU receives the last byte to be programmed and returns the corresponding verification data, it terminates the programming operation by initiating a reset. Refer to the Motorola application note entitled *MC68HC11 Bootstrap Mode*, document order number AN1060/D.

#### 4.7.2 Programming the EPROM from Memory

In this method, software programs the EPROM one byte at a time. Each byte is read from memory, then latched and programmed into the EPROM using the EPROM programming control register (EPROG). This procedure can be done in any operating mode.




Figure 4-8. EPROM Programming Control Register (EPROG)

MBE — Multiple-Byte Program Enable Bit

MBE is for factory use only and is accessible only in special test mode. When MBE is set, the MCU ignores address bit 5, so that bytes with ADDR5 = 0 and ADDR5 = 1 both get programmed with the same data.

0 = Normal programming

1 = Multiple-byte programming enabled



Resets and Interrupts Sources of Resets

### 5.3.4.1 System Configuration Options Register

The clock monitor function is enabled or disabled by the CME control bit in the OPTION register (see **Figure 5-4**). The FCME bit in OPTION overrides CME and enables the clock monitor until the next reset.




Figure 5-4. System Configuration Options Register (OPTION)

**NOTE:** In normal operating modes, these bits can be written only once within 64 bus cycles after reset.

#### CME — Clock Monitor Enable Bit

This control bit can be read or written at any time and controls whether or not the internal clock monitor circuit triggers a reset sequence when the system clock is slow or absent. When it is clear, the clock monitor circuit is disabled. When it is set, the clock monitor circuit is enabled. Reset clears the CME bit.

0 = Clock monitor disabled

1 = Clock monitor enabled

FCME — Force Clock Monitor Enable Bit

0 = Clock monitor follows the state of the CME bit.

1 = Clock monitor is enabled until the next reset.

Semiconductor wafer processing causes variations of the RC timeout values between individual devices. An E-clock frequency below 10 kHz generates a clock monitor error. An E-clock frequency of 200 kHz or more prevents clock monitor errors. Using the clock monitor function when the E clock is below 200 kHz is not recommended.



## **Serial Communications Interface (SCI)**

### 7.9.2 Serial Communications Control Register 1




Figure 7-7. SCI Control Register 1 (SCCR1)

### LOOPS — SCI Loop Mode Enable Bit

Both the transmitter and receiver must be enabled to use the loop mode. When the loop mode is enabled, the TxD pin is driven high (idle line state) if the transmitter is enabled.

- 0 = SCI transmit and receive operate normally.
- 1 = SCI transmit and receive are disconnected from TxD and RxD pins, and transmitter output is fed back into the receiver input.

## WOMS — Wired-OR Mode for SCI Pins PD[1:0] Bits

See also **8.6.1 Serial Peripheral Control Register** for a description of the DWOM (port D wired-OR mode) bit in the serial peripheral control register (SPCR).

- 0 = TxD and RxD operate normally.
- 1 = TxD and RxD are open drains if operating as outputs.

#### M — Mode (SCI Word Size) Bit

- 0 = Start bit, 8 data bits, 1 stop bit
- 1 = Start bit, 9 data bits, 1 stop bit

#### WAKE — Wakeup Mode Bit

- 0 = Wake up by idle line recognition
- 1 = Wake up by address mark (most significant data bit set)

#### ILT — Idle Line Type Bit

- 0 = Short (SCI counts consecutive 1s after start bit.)
- 1 = Long (SCI counts one only after stop bit.)



## **Serial Communications Interface (SCI)**

TE — Transmitter Enable Bit

When TE goes from 0 to 1, one unit of idle character time (logic 1) is queued as a preamble.

0 = Transmitter disabled

1 = Transmitter enabled

RE — Receiver Enable Bit

0 = Receiver disabled

1 = Receiver enabled

RWU — Receiver Wakeup Control

0 = Normal SCI receiver operation

1 = Wakeup is enabled and receiver interrupts are inhibited.

SBK — Send Break Bit

At least one character time of break is queued and sent each time SBK is written to 1. Multiple breaks may be sent if the transmitter is idle at the time the SBK bit is toggled on and off, as the baud rate clock edge could occur between writing the 1 and writing the 0 to SBK.

0 = Break generator off

1 = Break codes generated as long as SBK = 1

### 7.9.4 Serial Communication Status Register 1

The SCSR provides flags for various SCI conditions which can be polled or used to generate SCI system interrupts. To clear any set flag, read SCSR while the flag is set and then write to SCDR.

Address \$0074



Figure 7-9. SCI Status Register 1 (SCSR1)



## **Timing System**




Figure 9-13. Timer Output Compare Registers (TOC1–TOC4) (Continued)

All output compare registers are 16-bit read-write. Any of these registers can be used as a storage location if it is not used for output compare or input capture.

Technical Data M68HC11K Family

Go to: www.freescale.com



## Timing System

### 9.8.3 Pulse Accumulator Control Register

Address: \$0026 Bit 7 6 5 4 3 2 1 Bit 0 Read: 0 PAEN PAMOD **PEDGE** 0 14/05 RTR1 RTR0 Write: 0 0 0 0 0 0 0 Reset:

Figure 9-29. Pulse Accumulator Control Register (PACTL)

RTR[1:0] — Real-Time Interrupt Rate Select Bits

These two bits select a divisor (1, 2, 4, or 8) for the E  $\div$  2<sup>13</sup> RTI clock. Refer to **Table 9-7**.

Table 9-7. Real-Time Interrupt Rate versus RTR[1:0]

RTR[1:0]	Rate	XTAL = 12.0 MHz	$XTAL = 2^{23}$	XTAL = 8.0 MHz	XTAL = 4.9152 MHz	XTAL = 4.0 MHz	XTAL = 3.6864 MHz
0 0	2 <sup>13</sup> ÷ E	2.730 ms	3.91 ms	4.10 ms	6.67 ms	8.19 ms	8.89 ms
0 1	2 <sup>14</sup> ÷ E	5.461 ms	7.81 ms	8.19 ms	13.33 ms	16.38 ms	17.78 ms
1 0	2 <sup>15</sup> ÷ E	10.92 ms	15.62 ms	16.38 ms	26.67 ms	32.77 ms	35.56 ms
1 1	2 <sup>16</sup> ÷ E	21.84 ms	31.25 ms	32.77 ms	53.33 ms	65.54 ms	71.11 ms
	E =	3.0 MHz	2.1 MHz	2.0 MHz	1.2288 MHz	1.0 MHz	921.6 kHz



Semiconductor, Inc.

## Freescale Semiconductor, Inc.

Timing System Pulse-Width Modulator (PWM)

## 9.9 Pulse-Width Modulator (PWM)

Four 8-bit pulse-width modulation channels are available in the M68HC11K Family devices. They are output on port H pins 3–0. Pairs of channels can be concatenated to produce 16-bit outputs. Three programmable clocks and a flexible clock selection scheme provide a wide range of frequencies.

The 8-bit mode with E = 4 MHz can produce waveforms from 40 kHz at 1 percent duty cycle resolution to less than 10 Hz at 0.4 percent duty cycle resolution. In 16-bit mode, a duty cycle resolution down to 15 parts per million can be achieved (at a frequency of 60 Hz). At 1 kHz, the duty cycle resolution is 250 ppm.

### 9.9.1 PWM System Description

Figure 9-30 shows a block diagram of the PWM system. Each of four channels is enabled by bit PWENx in the PWEN register. Each channel has an 8-bit counter (PWCNTx), a period register (PWPERx), and a duty cycle register (PWDTYx). The counter is driven by one of three user-scaled clock sources — clock A, B, or S — selected by the pulse-width channel select (PCLKx) bit in the pulse-width modulation timer polarity (PWPOL) register.

A pulse-width modulation period begins when the counter matches the value stored in the period register. When this happens, a logic value determined by the polarity bit (PPOLx) in the PWPOL register is driven on the associated port H output pin, and the counter is reset to 0. When the counter matches the number stored in the duty cycle register, the output reverses polarity. The period and duty cycle registers are double buffered so they can be changed without disturbing the current waveform. A new period or duty cycle can be forced by writing to the period (PWPERx) or duty cycle register (PWDTYx) and then to the counter (PWCNTx). Writing to the counter always resets it to 0.



## Analog-to-Digital (A/D) Converter

## 10.3 Functional Description

The A/D converter system consists of four functional blocks as shown in Figure 10-1:

- Multiplexer
- Analog converter
- Result storage
- Digital control




Figure 10-1. A/D Converter Block Diagram



Analog-to-Digital (A/D) Converter A/D Control/Status Registers

Address: \$0039 Bit 7 6 5 4 3 2 1 Bit 0 Read: DLY<sup>(1)</sup> **ADPU CSEL IRQE CME FCME** CR1 CR<sub>0</sub> Write: Reset: 0 0 0 1 0 0 0 0

Figure 10-3. System Configuration Options Register (OPTION)

ADPU — A/D Power-up

0 = A/D powered down

1 = A/D powered up

CSEL — Clock Select

0 = A/D and EEPROM use system E clock.

1 = A/D and EEPROM use internal RC clock.

## 10.4.2 A/D Control/Status Register

All bits in this register can be read or written except bit 7, which is a read-only status indicator, and bit 6, which always reads as 0. Writing to ADCTL initiates a conversion, aborting any conversion in progress.




Figure 10-4. Analog-to-Digital Control/Status Register (ADCTL)

<sup>1.</sup> DLY can be written only once in the first 64 cycles out of reset in normal modes or at any time in special modes.



## Technical Data — M68HC11K Family

# **Section 11. Memory Expansion and Chip Selects**

### 11.1 Contents

11.2 Introduction231
11.3 Memory Expansion
11.3.1 Memory Size and Address Line Allocation232
11.3.2 Control Registers
11.3.2.1 Port G Assignment Register234
11.3.2.2 Memory Mapping Size Register235
11.3.2.3 Memory Mapping Window Base Register
11.3.2.4 Memory Mapping Window Control Registers237
11.4 Chip Selects
11.4.1 Program Chip Select240
11.4.2 Input/Output Chip Select241
11.4.3 General-Purpose Chip Selects242
11.4.3.1 Memory Mapping Size Register243
11.4.3.2 General-Purpose Chip Select 1 Address Register 243
11.4.3.3 General-Purpose Chip Select 1 Control Register 244
11.4.3.4 General-Purpose Chip Select 2 Address Register 245
11.4.3.5 General-Purpose Chip Select 2 Control Register 245
11.4.4 One Chip Select Driving Another
11.4.4.1 General-Purpose Chip Select 1 Control Register 247
11.4.4.2 General-Purpose Chip Select 2 Control Register 247
11.4.5 Clock Stretching
11.5 Memory Expansion Examples

## 11.2 Introduction

This section provides descriptions of the expanded memory and the chip selects.



Electrical Characteristics Functional Operating Range

## 12.4 Functional Operating Range

Rating	Symbol	Value	Unit
Operating temperature range MC68HC(7)11KC MC68HC(7)11KV MC68HC(7)11KM	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to +85 -40 to +105 -40 to +125	°C
Operating voltage range	V <sub>DD</sub>	5.0 ± 10%	V

## 12.5 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Average junction temperature	T <sub>J</sub>	$T_A + (P_D \times \Theta_{JA})$	°C
Ambient temperature	T <sub>A</sub>	User-determined	°C
Package thermal resistance (junction-to-ambient) 80-pin low-profile quad flat pack 68-pin plastic leaded chip carrier 68-pin windowed ceramic cerquad (EPROM) 84-pin plastic leaded chip carrier 80-pin quad flat pack 84-pin J-cerquad	$\Theta_{JA}$	80 50 60 50 85 50	°C/W
Total power dissipation <sup>(1)</sup>	P <sub>D</sub>	P <sub>INT</sub> + P <sub>I/O</sub> K / T <sub>J</sub> + 273 °C	W
Device internal power dissipation	P <sub>INT</sub>	$I_{DD} \times V_{DD}$	W
I/O pin power dissipation <sup>(2)</sup>	P <sub>I/O</sub>	User-determined	W
A constant <sup>(3)</sup>	К	$P_{D} \times (T_{A} + 273^{\circ}C) + \Theta_{JA} \times P_{D}^{2}$	W/°C

- 1. This is an approximate value, neglecting  $P_{I/O}$ .
- 2. For most applications,  $P_{I/O} \leq P_{INT}$  and can be neglected.
- 3. K is a constant pertaining to the device. Solve for K with a known  $T_A$  and a measured  $P_D$  (at equilibrium). Use this value of K to solve for  $P_D$  and  $T_J$  iteratively for any value of  $T_A$ .



Electrical Characteristics Expansion Bus Timing

## 12.11 Expansion Bus Timing

Mirro	Characteristic <sup>(1)</sup>	Cumahal	2.0 MHz		3.0	MHz	4.0	MHz	Unit
Num		Symbol	Min	Max	Min	Max	Min	Max	Unit
	Frequency of operation (E clock) <sup>(2)</sup>	f <sub>o</sub>	dc	2.0	dc	3.0	dc	4.0	MHz
1	Cycle time, $t_{cyc} = 1/f_0$	t <sub>cyc</sub>	500	_	333	_	250	_	ns
2	Pulse width, E low, PW <sub>EL</sub> = 1/2 t <sub>cyc</sub> – 20 ns	PW <sub>EL</sub>	230	_	147	_	105	_	ns
3	Pulse width, E high <sup>(3)</sup> PW <sub>EH</sub> = 1/2 t <sub>cyc</sub> – 25 ns	PW <sub>EH</sub>	225	_	142	_	100	_	ns
4A 4B	E clock Rise time Fall time	t <sub>r</sub>	_	20 20	_	20 18	_	20 15	ns
9	Address hold time, $t_{AH} = 1/8 t_{cyc} - 10 \text{ ns}$	t <sub>AH</sub>	53	_	32	_	21	_	ns
11	Address delay time, $t_{AD} = 1/8 t_{cyc} + 40 \text{ ns}$	t <sub>AD</sub>	_	103	_	82	_	71	ns
12	Address valid time to E rise $t_{AV} = PW_{EL} - t_{AD}$	t <sub>AV</sub>	128	_	65	_	34	_	ns
17	Read data setup time	t <sub>DSR</sub>	30	_	30	_	20	_	ns
18	Read data hold time	t <sub>DHR</sub>	0	_	0	_	0	_	ns
19	Write data delay time	t <sub>DDW</sub>	_	40	_	40	_	40	ns
21	Write data hold time, $t_{DHW} = 1/8 t_{cyc}$	t <sub>DHW</sub>	63	-	42	_	31	-	ns
29	MPU address access time <sup>(3)</sup> $t_{ACCA} = t_{cyc} - t_f - t_{DSR} - t_{AD}$	t <sub>ACCA</sub>	348	_	203	_	144	_	ns
39	Write data setup time <sup>(3)</sup> $t_{DSW} = PW_{EH} - t_{DDW}$	t <sub>DSW</sub>	185	_	102	_	60	_	ns
50	E valid chip-select delay time	t <sub>ECSD</sub>	_	40	_	40	_	40	ns
51	E valid chip-select access time <sup>(3)</sup> $t_{ECSA} = PW_{EH} - t_{ECSD} - t_{DSR}$	t <sub>ECSA</sub>	155	_	72	_	40	_	ns
52	Chip select hold time	t <sub>CH</sub>	0	20	0	20	0	20	ns
54	Address valid chip-select delay time $t_{ACSD} = 1/4 t_{cyc} + 40 \text{ ns}$	t <sub>ACSD</sub>	_	165	_	123	_	103	ns
55	Address valid chip-select access time $t_{\text{ACSA}} = t_{\text{cyc}} - t_{\text{f}} - t_{\text{DSR}} - t_{\text{ACSD}}^{(3)}$	t <sub>ACSA</sub>	285	_	162	_	113	_	ns
56	Address valid to chip-select time	t <sub>AVCS</sub>	10	_	10	_	10	_	ns
57	Address valid to data three-state time	t <sub>AVDZ</sub>	_	10	_	10	_	10	ns

<sup>1.</sup>  $V_{DD}$  = 5.0  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted All timing measurements refer to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless otherwise noted.

<sup>2.</sup> Input clocks with duty cycles other than 50% affect bus performance.

<sup>3.</sup> This parameter is affected by clock stretching. Add  $n(t_{cyc})$  to parameter value, where n = 1, 2, or 3 depending on values written to CSCSTR register or n = 1 for STRCH = 1 on KS parts.

268



## **Electrical Characteristics**






Figure 12-9. Expansion Bus Timing





## **Mechanical Data**

## 13.8 68-Pin J-Cerquad (Case 779A)









#### NOTES:

- DATUMS -L-, -M-, -N-, AND -P- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
- 2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE
- DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.25 (0.010) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 5. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.985	0.995	25.02	25.27
В	0.985	0.995	25.02	25.27
С	0.155	0.200	3.94	5.08
Е	0.090	0.120	2.29	3.05
F	0.017	0.021	0.43	0.48
G	0.050	BSC	1.27	BSC
Н	0.026	0.032	0.66	0.81
J	0.020		0.51	-
K	0.050	) REF	1.27	REF
L	0.003		0.08	-
R	0.930	0.958	23.62	24.33
U	0.930	0.958	23.62	24.33
٧	0.036	0.044	0.91	1.12
W	0.036	0.044	0.91	1.12
G1	0.890	0.930	22.61	23.62



## Technical Data — M68HC11K Family

# **Section 14. Ordering Information**

Use **Table 14-1** to determine part numbers when placing an order.

Table 14-1. M68HC11K Family Devices

Device Number	ROM or EPROM	RAM	EEPROM	I/O	Chip Select	Slow Mode	Packages
MC68HC(L)11K0 MC68HC(L)11K1 MC68HC(L)11K4	0 0 24 K	768 768 768	0 640 640	37 37 62	Yes Yes Yes	No No No	84-pin PLCC <sup>(1)</sup> 80-pin QFP <sup>(2)</sup>
MC68HC711K4	24 K	768	640	62	Yes	No	84-pin J-cerquad <sup>(3)</sup> 84-pin PLCC 80-pin QFP
MC68HC11KS2	32 K	1 K	640	51	No	Yes	68-pin PLCC 80-pin LQFP <sup>(4)</sup>
MC68HC711KS2	32 K	1 K	640	51	No	Yes	68-pin PLCC 80-pin LQFP 68-pin J-cerquad

- 1. PLCC = Plastic leaded chip carrier
- 2. QFP = Quad flat pack
- 3. J-cerquad = Ceramic windowed version of PLCC
- 4. LQFP = Low-profile quad flat pack