

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	HC11
Core Size	8-Bit
Speed	3MHz
Connectivity	SCI, SPI
Peripherals	POR, PWM, WDT
Number of I/O	37
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	640 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-QFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc11k1cfue3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

Section 3. Central Processor Unit (CPU)

3.1	Contents
3.2	Introduction
3.3	CPU Registers
3.3.1	Accumulators A, B, and D (ACCA, ACCB, and ACCD) 47
3.3.2	Index Register X (IX)47
3.3.3	Index Register Y (IY)47
3.3.4	Stack Pointer (SP)
3.3.5	Program Counter (PC)
3.3.6	Condition Code Register (CCR)
3.3.6.	1 Carry/Borrow (C)
3.3.6.2	2 Overflow (V)
3.3.6.3	3 Zero (Z)
3.3.6.4	4 Negative (N)
3.3.6.	5 Interrupt Mask (I)51
3.3.6.0	6 Half Carry (H)
3.3.6.	7 Non-Maskable Interrupt (X)
3.3.6.8	8 Stop Disable (S)
3.4	Data Types
3.5	Opcodes and Operands
3.6	Addressing Modes
3.6.1	Immediate
3.6.2	Direct
3.6.3	Extended
364	Indexed 54
3.6.5	Inherent
3.6.6	Relative
3.7	Instruction Set

Technical Data



Pin Description

2.3 Power Supply (V_{DD} , V_{SS} , AV_{DD} , and AV_{SS})

The MCU operates from a single 5-volt (nominal) power supplys V the positive power input ang Vs ground. There are three V/V_{SS} pairs of pins on the K series devices and two sets on the KS devices. All devices contain a separate pair of power input DAM AV_{SS}, for the analog-to-digital (A/D) converter, so that the A/D circuitry can be bypassed independently.

Very fast signal transitions occur on the MCU pins. The short rise and fall times place high, short duration current demands on the power supply. To prevent noise problems, provide good power supply bypassing at the MCU. Also, use bypass capacitors that have good high-frequency characteristics and situate them as close to the MCU as possible. Bypass requirements vary, depending on how heavily the MCU pins are loaded.

2.4 Reset (RESET)

This active-low, bidirectional control signal acts as an input to initialize the MCU to a known start-up state. It also serves as an open-drain output to indicate that an internal failure has been detected in either the clock monitor or computer operating properly (COP) watchdog circuit.

The CPU distinguishes between internal and external reset conditions by counting the number of E-clock cycles that occur between the start of reset and the presence of a logic 1 voltage level on the reset pin. Less than two cycles indicates an internal reset; greater than two, an external reset. To prevent the device from misinterpreting the kind of reset that occurs, do not connect an external resistor-capacitor (RC) power-up delay circuit directly to the reset pin.

Technical Data



	5	J							
Port/Bit	Single-Chip and Bootstrap Modes	Expanded and Special Test Modes							
PAO	PAO	/IC3							
PA1	PA1/IC2								
PA2	PA2/IC1								
PA3	PA3/OC5/IC	4/and-or OC1							
PA4	PA4/OC4/	and-or OC1							
PA5	PA5/OC3/	and-or OC1							
PA6	PA6/OC2/	and-or OC1							
PA7	PA7/PAI/a	and-or OC1							
PB[7:0]	PB[7:0]	ADDR[15:8]							
PC[7:0]	PC[7:0]	DATA[7:0]							
PDO	PDO.	/RxD							
PD1	PD1/	/TxD							
PD2	PD2/MISO								
PD3	PD3/MOSI								
PD4	PD4/SCK								
PD5	PD5/SS								
PE[7:0]	PE[7:0]/AN[7:0]								
PF[7:0]	PF[7:0]	ADDR[7:0]							
PGO	PGO	PGO/XA13							
PG1	PG1	PG1/XA14							
PG2	PG2	PG2/XA15							
PG3	PG3	PG3/XA16							
PG4	PG4	PG4/XA17							
PG5	PG5	PG5/XA18							
PG6	PG6	PG6							
PG7	PG7	PG7/R/W							
PHO	PHO	/PW1							
PH1	PH1/	′PW2							
PH2	PH2,	/PW3							
PH3	PH3/	/PW4							
PH4	PH4	PH4/CSIO							
PH5	PH5	PH5/CSGP1							
PH6	PH6	PH6/CSGP2							
PH7	PH7	PH7/CSPROG							

Table 2-2. Port Signal Summary

M68HC11K Family

MOTOROLA



Central Processor Unit (CPU)

Table 5-1. Instruction Set (Sheet 1 Of 7)

Manageratio	Orientiar	Description	Addressing		Instruction				Condi		onditio	ion Codes				
ivinemonic	Operation	Description		Mode	Ор	code	Operand	Cycles	S	Х	Н	Ι	Ν	Ζ	V	С
ABA	Add Accumulators	$A + B \Longrightarrow A$		INH		1B		2			Δ		Δ	Δ	Δ	Δ
ABX	Add B to X	IX + (00 : B⇒ IX		INH		ЗA		3								
ABY	Add B to Y	IY + (00 : B⇒ IY		INH	18	ЗA		4								
ADCA (opr)	Add with Carry	$A + M + C \Rightarrow A$	А	IMM		89	ii	2			Δ		Δ	Δ	Δ	Δ
	to A		A	DIR		99	dd	3								
			A			NO RA	nn II	4								
			A	IND,X IND Y	18	A9 A9	ff	5								
ADCB (opr)	Add with Carry	$A = B + M + C \Rightarrow B$	B	IMM		C9	lii	2			Δ		Δ	Δ	Δ	Δ
//BOB (0p.)	to B	,	В	DIR		D9	dd	3			-			-	-	-
			В	EXT		F9	hh ll	4								
			В	IND,X	1.0	E9	ff	4								
			B	IND,Y	18	E9	1f	5								
ADDA (opr)	Add Memory to	o A + IVI⇒ A	A			8B 8B	ll Il	2			Δ		Δ	Δ	Δ	Δ
	A		Δ	FXT		9D RR	hh II	4								
			A	IND,X		AB	ff	4								
			А	IND,Y	18	AB	ff	5								
ADDB (opr)	Add Memory to	$B + M \Rightarrow B$	В	IMM		СВ	ii	2			Δ		Δ	Δ	Δ	Δ
	В		В	DIR		DB	dd	3								
			В	EXI		FB	hh ll	4								
			B	IND,X IND Y	18	FR	ff	4								
ADDD (opr)	Add 16-Bit to	D D + (M · M ⊯⇒110)		IMM	10	C3	ii kk	4					Δ	Δ	Δ	Λ
(op.)	had to bit to			DIR		D3	dd	5						-	-	-
				EXT		F3	hh ll	6								
				IND,X		E3	ff	6								
				IND,Y	18	E3	ff	7								
ANDA (opr)	AND A with	$A M \Rightarrow A$	A			84	li dd	2					Δ	Δ	0	
	ivieniory		Δ	FXT		94 B4	bh II	3								
			A	IND.X		A4	ff	4								
			А	IND,Y	18	A4	ff	5								
ANDB (opr)	AND B with	$B M \Rightarrow B$	В	IMM		C4	ii	2					Δ	Δ	0	
	Memory		В	DIR		D4	dd	3								
			B	EXT		F4	hh ll	4								
			B	IND,X IND Y	18	E4 F4	ff	4								
ASL (opr)	Arithmetic Shif	ît		FXT		78	hh ll	6					Δ	Δ	Δ	Λ
, IOE (Opi)	Left	` 		IND,X		68	ff	6						-	4	-
		C b7 b0		IND,Y	18	68	ff	7								
ASLA	Arithmetic Shift		A	INH		48		2					Δ	Δ	Δ	Δ
	Left A	<														
		C b7 b0														
ASLB	Arithmetic Shift	_	В	INH		58		2					Δ	Δ	Δ	Δ
	Left B	<u>□</u> ← [<u>1</u> <u>1</u> <u>1</u>]]],<0														
		C D7 D0				0.5		0								
ASLD		← ← ,		INH		05		3					Δ	Δ	Δ	Δ
	Leit D	□ < □ = = = = = = = = = 0 C b7 A b0 b7 B b0														
ASR	Arithmetic Shift			FXT		77	hh ll	6					Δ	Δ	Δ	Λ
, ion	Right			IND,X		67	ff	6						-	-	-
	3	b7 b0 C		IND,Y	18	67	ff	7								
ASRA	Arithmetic Shift		А	INH		47		2					Δ	Δ	Δ	Δ
	Right A	┝┅┉╍														
4000	Anithmatic Olice	b7 b0 C		INTE		F 7								,		
ASKR	Pight P	>	в	INH		5/		2					Δ	Δ	Δ	Δ
	Nigit D	b7 b0 C														
BCC (rel)	Branch if Carr	/ ? C = O		REL		24	rr	3								
	Clear					- ·										
BCLR (opr)	Clear Bit(s)	$M (\overline{mm}) \Rightarrow M$	1	DIR		15	dd mm	6					Δ	Δ	0	
(msk)				IND,X		1D	ff mm	7								
				IND,Y	18	1D	I'f mm	8								
BCS (rel)	Branch if Carry	/ ? C = 1		REL		25	rr	3								
	Set															

Technical Data



Addressing

Condition Codes

Macmonic	Operation	Description	Ac	ldressing		Ins	struction				Cor	nditio	n Cod	es		
winemonic	operation	Description		Mode	Орс	ode	Operand	Cycles	S	Х	Н	1	Ν	Ζ	V	С
BEQ (rel)	Branch if = Zer	o?Z=1		REL		27	rr	3								
BGF (rel)	Branch if 7ero	? N⊕V = 0		REL		2C	rr	3								
BGT (rel)	Branch if > 7er	27 + (19) V = 0		RFI		2F	rr	3								
BHI (rel)	Branch if	2(+7-0)		REL		22	rr	3								
	Higher			NEL		22		0								
BHS (rel)	Branch if	? C = 0		RFL		24	rr	3								
	Higher or Same							-								
BITA (opr)	Bit(s) Test A	A M	А	IMM		85	ii	2					Δ	Δ	0	
	with Memory		А	DIR		95	dd	3								
			A	EXT		B5	hh ll	4								
			A	IND,X		A5	ff	4								
			A	IND,Y	18	A5	ff	5								
BITB (opr)	Bit(s) Test B	ΒM	В	IMM		C5	ii	2					Δ	Δ	0	
	with Memory		В	DIR		D5	dd	3								
			D			FD	fifi li	4								
			B	IND,X	18	E5	ff	5								
BLE (rel)	Branch if 7ero	$2.7 \pm (N \oplus V) = 1$		REI	10	2F	rr	3								
BLO (rel)	Branch if Lowe	2 + (10 - 1) = 1		DEI		21	rr	3								
BLO (rel)	Dranch if Lowe	$r = 20 \cdot 7 \cdot 1$				20	11	2								
DL3 (I UI)	or Same	1 ? C + Z = 1		REL		23	11	3								
BLT (rol)	Branch if < 7er	n 2.Me.V.–1		DEI		20	rr	3								
BLI (rel)	Branch if Min	J :Ng V − I		DEI		20		3								
		15 ? IN = I		REL		20		3								
BINE (rei)	Branch if not	= ? Z = O		REL		26	rr	3								
PDL (rol)	Branch if Dluc	2 N O		DEI		24		2								
DPL (Iel)	Diditci il Pius	? N = U				2A	11	3								
BRA (Tel)	Branch Always	? = 2 M mm 0		REL		20	11	3								
BRCLR(Opr)	Branch Ir Bit(c) Cloor	? IVI mm = 0				13	da mm rr	0								
(IIISK) (rel)	Dit(S) Cieai				18	1F 1F	ff mm rr	8								
BPN (rel)	Branch Never	21-0		DFI	10	21	rr	2								
PDSET(opr)	Branch if Rit(c)	: T = 0				12	dd mm rr	5								
(msk)	Set) : (iv) iiiii = O				12 1F	ff mm rr	7								
(rel)	001			IND.Y	18	1E	ff mm rr	8								
BSET (opr)	Set Bit(s)	M + mmo M		DIR	-	14	dd mm	6					Δ	Δ	0	
(msk)	001 01(0)			IND,X		1C	ff mm	7					-	-	Ũ	
				IND,Y	18	1C	ff mm	8								
BSR (rel)	Branch to	See Figure 3-2		REL		8D	rr	6								
	Subroutine	-														
BVC (rel)	Branch if	? V = 0		REL		28	rr	3								
	Overflow Clear															
BVS (rel)	Branch if	? V = 1		REL		29	rr	3								
	Overflow Set															
CBA	Compare A to B	A B		INH		11		2					Δ	Δ	Δ	Δ
CLC	Clear Carry Bit	G⇒C		INH		OC		2								0
CLI	Clear Interrupt	0⇒I		INH		OE		2				0				
	Mask															
CLR (opr)	Clear Memory	0⇒ M		EXT		7F	hh ll	6					0	1	0	0
	Byte			IND,X		6F	ff	6								
				IND,Y	18	61	ff	7								
CLRA	Clear	$O \Rightarrow A$	A	INH		4F		2					0	1	0	0
	Accumulator A		_										_	-		-
CLRB	Clear	$0 \Rightarrow B$	В	INH		5F		2					0	1	0	0
011/	Accumulator B	0.14				~ ^										
CLV	Clear Overflow	$0 \Rightarrow V$		INH		ŬĂ		2							0	
	Flag	A . N.4	^			01										
CIVIPA (opr)	Compare A to	A IVI	A			81 01	ll dd	2						Δ	Δ	Δ
	IVIEITIOI y		Δ	FXT		71 R1	bb II	4								
			A	IND.X		A1	ff	4								
			А	IND,Y	18	A1	ff	5								
CMPB (opr)	Compare B to	BM	В	IMM		C1	ii	2					Δ	Δ	Δ	Δ
	Memory		В	DIR		D1	dd	3								
	-		В	EXT		F1	hh ll	4								
			В	IND,X		E1	ff	4								
			В	IND,Y	18	E1	tt	5								

Table 3-1. Instruction Set (Sheet 2 of 7)

Instruction

M68HC11K Family

Technical Data



Central Processor Unit (CPU)

Table 3-1. Instruction Set	(Sheet 5 of 7)
----------------------------	----------------

	Onenting	Description	Add	Iressing		Ins	struction				С	onditic	n Cod	les		
Ivinemonic	Operation	Description		Mode	Орсо	ode	Operand	Cycles	S	Х	Н		Ν	Ζ	V	С
LSRD	Logical Shift Right Double	0 → → b7 A b0 b7 B b0 C		INH		04		3					0	Δ	Δ	Δ
MUL	Multiply 8 by	8 %AB⇒D		INH		3D		10								Δ
NEG (opr)	Twos	$0 M \Rightarrow M$		EXT		70	hh ll	6					Δ	Δ	Δ	Δ
	Memory Byte			IND,X	18	60 60	ff	6								
NEGA		$0 \land \rightarrow \land$	Δ	INH	10	40		2					Δ	Δ	٨	۸
	Complement A	0 N 4 N														
NEGB	Two s Complement B	$O B \Rightarrow B$	В	INH		50		2					Δ	Δ	Δ	Δ
NOP	No operation	No Operation		INH		01		2								
ORAA (opr)	OR	$A + M \Rightarrow A$	Α	IMM		8A	ii	2					Δ	Δ	0	
	Accumulator		A	DIR		9A	dd	3								
	A (Inclusive)		A			BA	hh ll	4								
			A	IND,X IND Y	18	AA	ff	5								
ORAB (opr)	OR	B + M⇒ B	В	IMM		CA	ii	2					Δ	Δ	0	
	Accumulator		В	DIR		DA	dd	3								
	B (Inclusive)		В	EXT		FA	hh ll	4								
			В	IND,X	10	EA EA	ff ff	4								
PSHA	Push A onto Stack	$A \Rightarrow Stk, SP = SP = 1$	A	INH		36		3								
PSHB	Push B onto Stack	$B \Rightarrow Stk,SP = SP = 1$	В	INH		37		3								
PSHX	Push X onto Stack (Lo	$IX \Rightarrow Stk,SP = SP = 2$		INH		3C		4								
	First)															
PSHY	Push Y onto Stack (Lo First)	$IY \Rightarrow Stk,SP = SP = 2$		INH	18	3C		5								
PULA	Pull A from Stack	SP = SP + 1, A⇐ Stk	A	INH		32		4								
PULB	Pull B from Stack	SP = SP + 1, B⇐ Stk	В	INH		33		4								
PULX	Pull X From Stack (Hi First)	SP = SP + 2, IX⇐ Stk		INH		38		5								
PULY	Pull Y from Stack (Hi First)	SP = SP + 2, IY⇐ Stk		INH	18	38		6								
ROL (opr)	Rotate Left			EXT		79	hh ll	6					Δ	Δ	Δ	Δ
				IND,X		69	ff	6								
		C b7 b0		IND,Y	18	69	ff	7								
ROLA	Rotate Left A	C b7 b0	A	INH		49		2					Δ	Δ	Δ	Δ
ROLB	Rotate Left B	• Ď • Ť <u>±</u> Ť±	В	INH		59		2					Δ	Δ	Δ	Δ
ROR (opr)	Rotate Right	עם אים ד		FXT		76	hh II	6					Λ	٨	٨	٨
	Rotate Right			IND,X		66	ff	6						-		-
		b7 b0 C		IND,Y	18	66	ff	7								
RORA	Rotate Right A		A	INH		46		2					Δ	Δ	Δ	Δ
RORB	Rotate Right R	0, 00 C	В	INH		56		2					Λ	Λ	Λ	Λ
		b7 b0 C	_											_		_
RTI	Return from Interrupt	See Figure 3-2		INH		3B		12	Δ	\downarrow	Δ	Δ	Δ	Δ	Δ	Δ
RTS	Return from Subroutine	See Figure 3-2		INH		39		5								

Operating Modes and On-Chip Memory

4.2 Introduction

This section presents the elements involved in configuring the M68HC11K/KS Family microcontrollers (MCUs), including:

- A list of the control registers, see 4.3 Control Registers
- Special registers that control system initialization, see 4.4 System Initialization
- Description of the four operating modes and how they're selected, see 4.5 Operating Modes
- Memory maps of the K Family, see 4.6 Memory Map
- Information on programming EPROM (erasable, programmable read-only memory) and EEPROM (electrically erasable, programmable read-only memory), see 4.7 EPROM/OTPROM (M68HC711K4 and M68HC711KS2) and 4.8 EEPROM and the CONFIG Register

4.3 Control Registers

The heart of the M68HC11 Family of MCUs is a special register block which controls the peripheral functions. In the K Family, this block is 128 bytes. The default location of this block is the first 128 bytes of memory, but software can map it to any 4-Kbyte boundary (see 4.6.1 Control Registers and RAM).

Certain bits and registers that control initialization and the basic operation of the MCU are protected against writes in normal operating modes except under special circumstances. Some bits cannot be written at all; others can be written only once and/or within the first 64 bus cycles after any reset. The special operating modes override these restrictions. These bits and registers are discussed in 4.4 System Initialization .

Normal and special operating modes are discussed in 4.5 Operating Modes. The write-restricted registers and bits are summarized in Table 4-1.

Figure 4-1 lists the entire 128-byte register block in ascending order by address, using the default memory block assignment \$0000-\$007F.

Technical Data



Operating Modes and On-Chip Memory

Technical Data

M68HC11K Family

LSBF — Least Significant Bit (LSB) First Enable Bit

For detailed information, refer to Section 8. Serial Peripheral Interface (SPI).

1 = Data is transferred LSB first.

0 = Data is transferred MSB (most significant bit) first.

SPR2 — SPI Clock Rate Selected Bit

This bit adds a divide-by-four to the SPI clock chain. For detailed information, refer to Section 8. Serial Peripheral Interface (SPI) .

XDV[1:0] — XOUT Clock Divide Select Bits

These bits control the frequency of the clock driven out of the XOUT pin, if enabled by the CLKX bit on the CONFIG register. See Table 5-4

Table 5-4. XOUT Cl	ock Divide Select
--------------------	-------------------

XDV [1:0]	XOUT = EXTAL Divided By	Frequency at EXTAL = 8 MHz	Frequency at EXTAL = 12 MHz	Frequency at EXTAL = 16 MHz
0 0	1	8 MHz	12 MHz	16 MHz
0 1	4	2 MHz	3 MHz	4 MHz
1 0	6	1.3 MHz	2 MHz	2.7 MHz
1 1	8	1 MHz	1.5 MHz	2 MHz

Technical Data

M68HC11K Family

5.4 Effects of Reset

When the MCU recognizes a reset condition, it forces the CPU registers and control bits to established initial states. These in turn force the on-chip peripheral systems to known startup states, as described here.

- Central processor unit (CPU)
 - The stack pointer and other CPU registers are indeterminate immediately after reset, except for three bits in the condition code register (CCR).
 - The X and I interrupt mask bits are set to mask any interrupt requests, and the S bit in the CCR is set to inhibit the stop mode.
- Memory map
 - The INIT register is initialized to \$00, putting the control registers at locations \$0000-\$007F.
 - The 1.5 Kbytes of RAM are at locations \$0080-\$067F except for the M68HC11KS Family, which has 1 Kbytes of RAM at locations \$0080-\$047F.
 - The INIT2 register is \$00, locating the EEPROM at \$0D80-\$0FFF.
- Timer
 - The timing system is initialized to a count of \$0000.
 - The prescaler bits are cleared, and all output compare registers are initialized to \$FFFF.
 - All input capture registers are indeterminate after reset.
 - The output compare 1 mask (OC1M) register is cleared so that successful OC1 compares do not affect any input/output (I/O) pins. The other four output compares are configured so that they do not affect any I/O pins on successful compares.
 - All input capture edge-detector circuits are configured for capture disabled operation.
 - The timer overflow interrupt flag and all eight timer function interrupt flags are cleared.



Resets and Interrupts Low-Power Operation

to restart the system, a normal reset sequence results and all pins and registers are reinitialized.

To use the IRQpin as a means of recovering from STOP, the I bit in the CCR must be clear (IRQnot masked). The XIRQpin can be used to wake up the MCU from STOP regardless of the state of the X bit in the CCR, although the state of this bit does affect the recovery sequence. If X is clear (XIRQnot masked), the MCU executes a normal XIRQ service routine. If X is set (XIRQnasked or inhibited), then processing continues with the instruction that immediately follows the STOP instruction, and no XIRQ interrupt service is requested or pending.

Executing a STOP instruction requires special consideration when the clock monitor is enabled. Because the stop function halts all clocks, the clock monitor function will generate a reset sequence if it is enabled at the time the stop mode was initiated. To prevent this, clear the CME and FCME bits in the OPTION register before executing a STOP instruction to disable the clock monitor. After recovery from STOP, set the CME bit to enable the clock monitor.

Systems using the internal oscillator require a delay after restart upon leaving STOP to allow the oscillator to stabilize. If a stable external oscillator is used, the DLY control bit in the OPTION register can be used to bypass this startup delay (figure 5-11). Reset sets the DLY control bit; it can be cleared during initialization. Do not use reset to recover from STOP if the DLY is to be bypassed, since reset sets the DLY bit again, causing the restart delay. This same delay will follow a power-on reset, regardless of the state of the DLY control bit, but does not apply to a reset while the clocks are running.

Address:	\$0039
/ 1001 033.	ψ000 <i>1</i>

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	ADPLE	DSEL	IRQE ⁽¹⁾	DLY ⁽¹⁾	CME	FCME ⁽¹⁾	CR1 ⁽¹⁾	CR0 ⁽¹⁾
Write:								
Reset:	0	0	0	1	0	0	0	0

1. Can be written only once in first 64 cycles out of reset in normal modes or at any time in special modes

Figure 5-11. System Configuration Options Register (OPTION)

M68HC11K Family



6.9 Port G

The state of port G pin 7 (PG7) at reset is mode dependent. In single-chip or bootstrap modes, it is a high-impedance input; its data direction can be changed through DDRG. In expanded and special test modes, PG7 functions as the R/Me to control the direction of data flow between the MCU and external memory devices.

Port G pins (PG[6:O]) reset to high-impedance inputs in any mode. Data direction can be changed through DDRG. Port G bits [5:O] can serve as memory expansion address lines (s@d.3 Memory Expansion) in expanded and special test modes. M68HC11KS devices do not contain these pins.

All eight port G pins have selectable internal pullup resistors. (see Internal Pullup Resistors).

Address: \$007E

	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	PG7	PG6 ⁽¹⁾	PG5 ⁽¹⁾	PG4 ⁽¹⁾	PG3 ⁽¹⁾	PG2 ⁽¹⁾	PG1 ⁽¹⁾	PG0 ⁽¹⁾
Reset:	0	0	0	0	0	0	0	0
Alternate Pin Function:	R/W	—	XA18	XA17	XA16	XA15	XA14	XA13

1. Not available on KS devices

Figure 6-13. Port G Data Register (PORTG)

Address: \$007F

	Bit 7	6	5	4	3	2	1	Bit 0
Read:					DDC 2 ⁽¹⁾	$DDC2^{(1)}$	$DDC1^{(1)}$	
Write:	DDG7	DDG0	DDG3	DDG4V/	DDG2.	DDGZ	DDGT	DDGU
Reset:	0	0	0	0	0	0	0	0

1. Not available on KS devices

Figure 6-14. Port G Data Direction Register (DDRG)

DDG[7:0] Data Direction for Port G Bits O = Input 1 = Output



Serial Peripheral Interface (SPI) SPI Signal Descriptions

8.4.4 Slave Select (S\$

The slave select (S\$ input is used to target specific devices in the SPI system. It must be pulled low on a targeted slave device prior to any communication with a master and must remain low for the duration of the transaction. SSmust always be high on any device in master mode. Pulling SS low on a master mode device generates a mode fault error (see 8.5.1 Mode Fault Erro).

8.4.5 SPI Timing

Four possible timing relationships are available through control bits CPOL (clock polarity) and CPHA (clock phase) in the SPCR. These bits must be the same in both master and slave devices. The master device always places data on the MOSI line approximately a half-cycle before the SCK clock edge. This enables the slave device to latch the data. See Figure 8-2

A write collision is normally a slave error because a slave has no control over when a master initiates a transfer. A master knows when a transfer is in progress, so there is no reason for a master to generate a write-collision error, although the SPI logic can detect write collisions in both master and slave devices.



Figure 8-2. Data Clock Timing Diagram

M68HC11K Family



Semiconductor, Inc.

eescale

Serial Peripheral Interface (SPI)

NOTE: Throughout this manual, the registers are discussed by function. In the event that not all bits in a register are referenced, the bits that are not discussed are shaded.

8.6.1 Serial Peripheral Control Register

Address: \$0028

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	SDIF	SDE	DWOM	MSTR		СРНА	SDR1	SDB3
Write:	JIIL	JL	DVVOIVI	WOTK			JIKI	51 1/2
Reset:	0	0	0	0	0	1	U	U

U = Undefined

Figure 8-3. Serial Peripheral Control Register (SPCR)

- SPIE Serial Peripheral Interrupt Enable Bit
 - O = SPI interrupt disabled
 - 1 = SPI interrupt is enabled each time the SPIF or MODF status flag in SPSR is set.
- SPE Serial Peripheral System Enable Bit

1 = SPI on PD[5:2] function as SPI signals

DWOM Port D Wired-OR Mode Bit

DWOM affects only the four SPI pins on port D, PD[5:2]. See also 7.9.2 Serial Communications Control Register 1for a discussion of the WOMS (wired-OR Mode for SCI pins) bit in the serial communications control register 1 (SCCR1).

- 0 = Normal CMOS outputs
- 1 = Open-drain outputs
- MSTR Master Mode Select Bit
 - 0 = Slave mode
 - 1 = Master mode



Timing System

Technical Data

M68HC11K Family



Analog-to-Digital (A/D) Converter

register is set after the fourth conversion in a sequence to signal the availability of data in the result registers. The result registers are written during a portion of the system clock cycle when reads do not occur, so there is no conflict. A conversion sequence can repeat continuously or stop after one iteration up 10-2 shows the timing of a typical sequence. In this example, synchronization is referenced to the system E clock.



Figure 10-2. A/D Conversion Sequence

10.3.4 Digital Control

In addition to the conversion complete status flag, ADCTL bits select single or continuous conversions, whether conversions are performed on single or multiple channels, and the analog input(s) to be converted.

Single or continuous conversions are selected by the SCAN bit. Clearing the SCAN bit selects the single conversion option, in which results are written to each of the four result registers one time. The first result is stored in A/D result register 1 (ADR1), and the fourth result is stored in ADR4. All conversion activity is then halted until the ADCTL register is written again. In the continuous mode (SCAN =1), conversion activity does not stop. The fifth conversion is stored in register ADR1 (overwriting the first conversion result), the sixth conversion overwrites ADR2, and so on.

Technical Data

M68HC11K Family

MOTOROLA

224



Address: \$0039

	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	ADPU	CSEL	IRQE	DLY ⁽¹⁾	CME	FCME	CR1	CR0
Reset:	0	0	0	1	0	0	0	0

1. DLY can be written only once in the first 64 cycles out of reset in normal modes or at any time in special modes.

Figure 10-3. System Configuration Options Register (OPTION)

ADPU A/D Power-up

- O = A/D powered down
- 1 = A/D powered up

CSEL Clock Select

- O = A/D and EEPROM use system E clock.
- 1 = A/D and EEPROM use internal RC clock.

10.4.2 A/D Control/Status Register

All bits in this register can be read or written except bit 7, which is a read-only status indicator, and bit 6, which always reads as 0. Writing to ADCTL initiates a conversion, aborting any conversion in progress.

Address: \$0030



Figure 10-4. Analog-to-Digital Control/Status Register (ADCTL)

M68HC11K Family



12.11 **Expansion Bus Timing**

Num	Characteristic ⁽¹⁾	Sumbol	2.0 MHz		3.0 MHz		4.0 MHz		l Init
NUM		Symbol	Min	Max	Min	Max	Min	Max	Unit
	Frequency of operation (E clock)	f _o	dc	2.0	dc	3.0	dc	4.0	MHz
1	Cycle time, _{dyc} = 1/f	t _{cyc}	500		333		250		ns
2	Pulse width, E low, $P_W = 1/2_{c_y} = 20 \text{ ns}$	PW	230		147		105		ns
3	Pulse width, E hig ⁽³⁾ PW _{EH} = 1/2 _{cţc} 25 ns	PW_{EH}	225		142		100		ns
4A 4B	E clock Rise time Fall time	t _r t _r		20 20		20 18		20 15	ns
9	Address hold time A_{A} = 1/8 $_{c}$ to ns	Åн	53		32		21		ns
11	Address delay time, _A ţ = 1/8 _c ţ +40 ns	A ^t D		103		82		71	ns
12	Address valid time to E rise $t_{AV} = PW_{EL} t_{AD}$	t _{av}	128		65		34		ns
17	Read data setup time	t _{DSR}	30		30		20		ns
18	Read data hold time	t _{ohr}	0		0		0		ns
19	Write data delay time	t _{oow}		40		40		40	ns
21	Write data hold time $H_{W} = 1/8_{cyc}$	t _{ohw}	63		42		31		ns
29	MPU address access $time^{3}$ $t_{ACCA} = t_{yc}$ t_{f} t_{SR} t_{AD}	t _{acca}	348		203		144		ns
39	Write data setup time $t_{DSW} = PW_{EH} + t_{DDW}$	t _{osw}	185		102		60		ns
50	E valid chip-select delay time	t _{ecsd}		40		40		40	ns
51	E valid chip-select access time $t_{ECSA} = PW_{EH} - t_{ECSD} - t_{DSR}$	t _{ecsa}	155		72		40		ns
52	Chip select hold time	t _{cH}	0	20	0	20	0	20	ns
54	Address valid chip-select delay time t _{ACSD} = 1/4 _c t _c + 40 ns	t _{acsd}		165		123		103	ns
55	Address valid chip-select access time $t_{ACSA} = t_{yc} + t_{SR} + t_{ACSD}^{(3)}$	t _{acsa}	285		162		113		ns
56	Address valid to chip-select time	t _{AVCS}	10		10		10		ns
57	Address valid to data three-state time	t _{AVDZ}		10		10		10	ns

1. V_{DD} = 5.0± 10%, V_{SS} = 0 Vdc, \underline{A} = T_L to T_H, unless otherwise noted All timing measurements refer to 20% Vand 70% V_{bD}, unless otherwise noted.

2. Input clocks with duty cycles other than 50% affect bus performance.

3. This parameter is affected by clock stretching. Add harder to an address the stretching on values written to CSCSTR register or n = 1 for STRCH = 1 on KS parts.

M68HC11K Family

MOTOROLA







M68HC11K Family

MOTOROLA



13.7 68-Pin Plastic Leaded Chip Carrier (Case 779)



M68HC11K Family