



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4420-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Other Special Features

- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F2420/ 2520/4420/4520 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP Module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown, for disabling PWM outputs on interrupt, or other select conditions, and auto-restart to reactivate outputs once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 26.0 "Electrical Characteristics" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F2420/2520/4420/4520 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- 1. Flash program memory (16 Kbytes for PIC18F2420/4420 devices and 32 Kbytes for PIC18F2520/4520 devices).
- A/D channels (10 for 28-pin devices, 13 for 40/44-pin devices).
- 3. I/O ports (3 bidirectional ports on 28-pin devices, 5 bidirectional ports on 40/44-pin devices).
- CCP and Enhanced CCP implementation (28-pin devices have 2 standard CCP modules, 40/44-pin devices have one standard CCP module and one ECCP module).
- 5. Parallel Slave Port (present only on 40/44-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like all Microchip PIC18 devices, members of the PIC18F2420/2520/4420/4520 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F2420), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF2420), function over an extended VDD range of 2.0V to 5.5V.

4.0 RESET

The PIC18F2420/2520/4420/4520 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 23.2 "Watchdog Timer (WDT)". A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".







FIGURE 5-7: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 128 bytes of memory (00h-7Fh) in Bank 0 and the last 128 bytes of memory (80h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TMR0H	Timer0 Regis	ter High Byte							0000 0000	50, 125
TMR0L	Timer0 Regis	ter Low Byte							xxxx xxxx	50, 125
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	50, 123
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	30, 50
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	50, 245
WDTCON	_	_	_	_	_	_	_	SWDTEN	0	50, 259
RCON	IPEN	SBOREN ⁽¹⁾		RI	TO	PD	POR	BOR	0q-1 11q0	42, 48, 102
TMR1H	Timer1 Regis	ter High Byte							xxxx xxxx	50, 132
TMR1L	Timer1 Regis	ter Low Bytes							xxxx xxxx	50, 132
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	50, 127
TMR2	Timer2 Regis	ter							0000 0000	50, 134
PR2	Timer2 Perior	d Register							1111 1111	50, 134
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	50, 133
SSPBUF	MSSP Receiv	ve Buffer/Tran	smit Register						XXXX XXXX	50, 169, 170
SSPADD	MSSP Addre	ss Register in	I ² C™ Slave N	lode. MSSP B	aud Rate Relo	ad Register ir	n I ² C Master M	ode.	0000 0000	50, 170
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	50, 162, 171
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	50, 163, 172
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	50, 173
ADRESH	A/D Result R	egister High B	yte						xxxx xxxx	51, 232
ADRESL	A/D Result R	egister Low By	/te						xxxx xxxx	51, 232
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	51, 223
ADCON1	-	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0qqq	51, 224
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	51, 225
CCPR1H	Capture/Com	pare/PWM Re	gister 1 High I	Byte					xxxx xxxx	51, 140
CCPR1L	Capture/Com	pare/PWM Re	gister 1 Low E	Byte					xxxx xxxx	51, 140
CCP1CON	P1M1 ⁽²⁾	P1M0 ⁽²⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	51, 139, 147
CCPR2H	Capture/Com	pare/PWM Re	gister 2 High I	Byte					xxxx xxxx	51, 140
CCPR2L	Capture/Com	pare/PWM Re	gister 2 Low E	Byte					xxxx xxxx	51, 140
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	51, 139
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	0100 0-00	51, 204
PWM1CON	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	0000 0000	51, 156
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽²⁾	PSSBD0 ⁽²⁾	0000 0000	51, 157
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	51, 239
CMCON	C2OUT C1OUT C2INV C1INV CIS CM2 CM1 CM0									51, 233
TMR3H	Timer3 Regis	ter High Byte							xxxx xxxx	51, 137
TMR3L	Timer3 Regis	ter Low Byte							xxxx xxxx	51, 137
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	51, 135

TABLE 5-2: PIC18F2420/2520/4420/4520 REGISTER FILE SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

5.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on it stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).



© 2008 Microchip Technology Inc.

NOTES:

RB0/INTO/FLT0/ AN12 RB0 0 DIG LATB<0> data output; not affected by analog input. The bisbled when analog input enabled. ¹⁰ AN12 1 1 TTL PORTB<0> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ¹⁰ INT0 1 1 ST External interrupt 0 input. External interrupt 0 input. RB1/INT1/AN10 RB1 0 O DIG LATB<1> data output; not affected by analog input. RB1/INT1/AN10 RB1 0 O DIG LATB<1> data output; not affected by analog input. RB2/INT2/AN8 RB2 0 O DIG LATB<1> data output; not affected by analog input. RB2/INT2/AN8 RB2 0 O DIG LATB<1> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB<2> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB<2> data output; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ¹⁰ RB4/KBI0/AN11 RB4 0 O DIG LATB<2> data input; weak pull-up when RBPU bit is cleared. Dis	Pin	Function	TRIS Setting	I/O	l/O Type	Description
AN12 I I ITL PORTB<-0 data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ INTO 1 I ST External interrupt 0 input. RB1/INTI/AN10 1 I ST External interrupt 0 input. RB1/INTI/AN10 1 I ST Enhanced PWM Fault input (ECCP1 module); enabled in software. AN12 1 I ANA AD input channel 12. ⁽¹⁾ INTT 1 I PORTB<-2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ INT1 1 I ANA AD input channel 10. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB<-2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB3/AN9/CCP2 RB2 0 O DIG LATB<-2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB3/AN9/CCP2 RB3 0 O DIG LATB<-2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB4/KBI0/AN1 I I ANA A/D inp	RB0/INT0/FLT0/	RB0	0	0	DIG	LATB<0> data output; not affected by analog input.
INT0 1 I ST External interrupt 0 input. FLT0 1 I ST Enhanced PWM Fault input (ECCP1 module); enabled in software. AN12 1 I ANA AD input channel 12. ⁽¹⁾ RB1/INT1/AN10 RB1 0 O DIG LATB-1> data output; mot affected by analog input. ITL PORTB PORTB External Interrupt 1 input. External Interrupt 1 input. AN10 1 I ANA AD input channel 10. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB-2> data output; mosk pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ INT2 1 I TTL PORTB PORTB PORTB RB3/AN9/CCP2 RB3 0 O DIG LATB-3> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB-3> data output; not affected by analog input. RB4/KBI0/AN11 1 ANA AD input channel 8. ⁽¹⁾ Disabled when analog input enabled. ⁽¹⁾ 1 1 AN	AN12		1	Ι	TTL	PORTB<0> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
FLT0 1 I ST Enhanced PWM Fault input (ECCP1 module); enabled in software. RB1/INTI/AN10 RB1 0 0 DIG LATB<1> data output; not affected by analog input. RB1/INTI/AN10 RB1 0 0 DIG LATB<1> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ AN10 1 I ANA A/D input channel 10. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB<2> data output; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB<2> data output; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ INT2 1 I ST External interrupt 2 input. AN8 1 I ANA A/D input channel 8. ⁽¹⁾ RB3/AN9/CCP2 RB3 0 O DIG LATB<3> data output; meak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ RB4/KBI0/AN11 RB4 0 O DIG CCP2 capture input RB4/KBI0/AN11 RB4 0		INT0	1	Ι	ST	External interrupt 0 input.
AN12 1 I ANA ADD input channel 12. ⁽¹⁾ RB1/INT1/AN10 RB1 0 0 DIG LATB-1- data output; not affected by analog input. RB1/INT1/AN10 1 1 ITI PORTB-1-5 data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ INT1 1 I ANA AD input channel 10. ⁽¹⁾ AN10 1 I ANA AD input channel 10. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB-2-2 data output; not affected by analog input. INT2 1 I TTL PORTB-2-2 data output; not affected by analog input. INT2 1 I TTL PORTB-2-2 data output; not affected by analog input. INT2 1 I TTL PORTB-2-2 data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB-2-3 data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB-2-3 data output; not affected by analog input. RB3/AN9/CCP2 RB3 0		FLT0	1	Ι	ST	Enhanced PWM Fault input (ECCP1 module); enabled in software.
RB1/INT1/AN10 RB1 0 0 DIG LATB<1> data output; not affected by analog input. 1 1 1 TTL PORTB<15 data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ INT1 1 1 ANA AD input channel 10. ⁽¹⁾ RB2/INT2/AN8 RB2 0 0 DIG LATB<2> data output; not affected by analog input. RB2/INT2/AN8 RB2 0 0 DIG LATB<2> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB<2> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB<2> data output; not affected by analog input. RB3/AN9/CCP2 RB3 0 O DIG LATB<2> data output; not affected by analog input. RB4/KBI0/AN11 RB4 1 ANA A/D input channel 9. ⁽¹⁾ Disabled when analog input enabled. ⁽¹⁾ RB4/KBI0/AN11 RB4 0 O DIG CCP2 capture input RB5 0 O DIG LATB<4> data output; not		AN12	1	-	ANA	A/D input channel 12. ⁽¹⁾
Image: second	RB1/INT1/AN10	RB1	0	0	DIG	LATB<1> data output; not affected by analog input.
INT1 1 I ST External Interrupt 1 input. AN10 1 I ANA A/D input channel 10. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB <			1	Ι	TTL	PORTB<1> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
AN10 1 I ANA AD input channel 10. ⁽¹⁾ RB2/INT2/AN8 RB2 0 O DIG LATB		INT1	1	-	ST	External Interrupt 1 input.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		AN10	1	Ι	ANA	A/D input channel 10. ⁽¹⁾
International of the second	RB2/INT2/AN8	RB2	0	0	DIG	LATB<2> data output; not affected by analog input.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	Ι	TTL	PORTB<2> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
$ \begin{array}{ c c c c c c } \hline \mbox{AN8} & 1 & 1 & ANA & A/D input channel 8.(1) \\ \hline \mbox{RB3/AN9/CCP2} \\ \hline \mbox{RB3} & 0 & 0 & DiG & LATB<3> data output; not affected by analog input. \\ \hline \mbox{I} & 1 & 1 & TTL & PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled.(1) \\ \hline \mbox{AN9} & 1 & 1 & ANA & A/D input channel 9.(1) \\ \hline \mbox{CCP2}^{(2)} & 0 & 0 & DiG & CCP2 compare and PWM output. \\ \hline \mbox{I} & 1 & 1 & ST & CCP2 capture input \\ \hline \mbox{RB4/KBI0/AN11} & RB4 & 0 & 0 & DiG & LATB<4> data output; not affected by analog input. \\ \hline \mbox{I} & 1 & 1 & ST & CCP2 capture input \\ \hline \mbox{I} & 1 & 1 & TTL & PORTB<4> data output; not affected by analog input. \\ \hline \mbox{I} & 1 & 1 & TTL & PORTB<4> data output; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled.(1) \\ \hline \mbox{I} & 1 & 1 & TTL & Interrupt-on-pin change. \\ \hline \mbox{AN11} & 1 & 1 & ANA & A/D input channel 11.(1) \\ \hline \mbox{RB5/KB11/PGM} & RB5 & 0 & 0 & DiG & LATB<5> data output. \\ \hline \mbox{I} & 1 & 1 & TTL & PORTB<5> data output. \\ \hline \mbox{I} & 1 & 1 & TTL & Interrupt-on-pin change. \\ \hline \mbox{RB6/KB12/PGC} & RB6 & 0 & O & DiG & LATB<5> data output. \\ \hline \mbox{I} & 1 & 1 & TTL & Interrupt-on-pin change. \\ \hline \mbox{RB6/KB12/PGC} & RB6 & 0 & O & DiG & LATB<6> data output. \\ \hline \mbox{I} & 1 & TTL & Interrupt-on-pin change. \\ \hline \mbox{RB6/KB12/PGC} & RB6 & 0 & O & DiG & LATB<6> data output. \\ \hline \mbox{I} & 1 & TTL & Interrupt-on-pin change. \\ \hline \mbox{RB6/KB12/PGC} & RB6 & 0 & O & DiG & LATB<6> data output. \\ \hline \mbox{I} & 1 & TTL & Interrupt-on-pin change. \\ \hline \mbox{RB6/KB12/PGC} & RB6 & 0 & O & DiG & LATB<6> data output. \\ \hline \mbox{I} & 1 & TTL & Interrupt-on-pin change. \\ \hline \mbox{RB7/KB13/PGD} & RB7 & 0 & O & DiG & LATB<7> data output. \\ \hline \mbox{I} & 1 & TTL & Interrupt-on-pin change. \\ \hline \mbox{RB7/KB13/PGD} & RB7 & 0 & O & DiG & LATB<7> data output. \\ \hline \mbox{I} & 1 & TTL & Interrupt-on-pin change. \\ \hline \mbox{RB7/KB13/PGD} & RB7 & 0 & O & DiG & LATB<7> data output. \\ \hline \mbox{I} & 1 & TTL & Interru$		INT2	1	I	ST	External interrupt 2 input.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		AN8	1	Ι	ANA	A/D input channel 8. ⁽¹⁾
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	RB3/AN9/CCP2	RB3	0	0	DIG	LATB<3> data output; not affected by analog input.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	Ι	TTL	PORTB<3> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		AN9	1	I	ANA	A/D input channel 9. ⁽¹⁾
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		CCP2 ⁽²⁾	0	0	DIG	CCP2 compare and PWM output.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			1	I	ST	CCP2 capture input
$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c } \hline \end{tabular} \\ \hline \end{tabular} \\$	RB4/KBI0/AN11	RB4	0	0	DIG	LATB<4> data output; not affected by analog input.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	I	TTL	PORTB<4> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		KBI0	1	I	TTL	Interrupt-on-pin change.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		AN11	1	I	ANA	A/D input channel 11. ⁽¹⁾
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	RB5/KBI1/PGM	RB5	0	0	DIG	LATB<5> data output.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	Ι	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.
$ \begin{array}{ c c c c c } \hline PGM & x & I & ST & Single-Supply In-Circuit Serial Programming M mode entry (ICSP M). Enabled by LVP Configuration bit; all other pin functions disabled. \\ \hline RB6/KBI2/PGC & RB6 & 0 & O & DIG & LATB<6> data output. \\ \hline 1 & I & TTL & PORTB<6> data input; weak pull-up when \overline{RBPU} bit is cleared. \\ \hline KB12 & 1 & I & TTL & Interrupt-on-pin change. \\ \hline PGC & x & I & ST & Serial execution (ICSP) clock input for ICSP and ICD operation. $^{(3)}$ \\ \hline RB7/KBI3/PGD & RB7 & 0 & O & DIG & LATB<7> data output. \\ \hline 1 & I & TTL & PORTB<7> data output. \\ \hline RB13 & 1 & I & TTL & PORTB<7> data input; weak pull-up when \overline{RBPU} bit is cleared. \\ \hline KBI3 & 1 & I & TTL & PORTB<7> data input; weak pull-up when \overline{RBPU} bit is cleared. \\ \hline KBI3 & 1 & I & TTL & Interrupt-on-pin change. \\ \hline PGD & x & O & DIG & Serial execution data output for ICSP and ICD operation. $^{(3)}$ \\ \hline x & I & ST & Serial execution data output for ICSP and ICD operation. $^{(3)}$ \\ \hline x & I & ST & Serial execution data input for ICSP and ICD operation. $^{(3)}$ \\ \hline \end{array}$		KBI1	1	Ι	TTL	Interrupt-on-pin change.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		PGM	x	I	ST	Single-Supply In-Circuit Serial Programming™ mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions disabled.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			1	Ι	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.
$\begin{array}{ c c c c c c c c } \hline PGC & x & I & ST & Serial execution (ICSP) clock input for ICSP and ICD operation. \end{tabular}{} \begin{tabular}{ c c c c c c c } \hline PGC & x & I & ST & Serial execution (ICSP) clock input for ICSP and ICD operation. \end{tabular}{} tabular$		KBI2	1	I	TTL	Interrupt-on-pin change.
$\begin{array}{ c c c c c c c c } \hline RB7 & 0 & O & DIG & LATB<7> data output. \\ \hline 1 & I & TTL & PORTB<7> data input; weak pull-up when \overline{RBPU} bit is cleared. \\ \hline KBI3 & 1 & I & TTL & Interrupt-on-pin change. \\ \hline PGD & x & O & DIG & Serial execution data output for ICSP and ICD operation. \end{tabular} \begin{tabular}{ c c c c c c c } \hline RB7 & M & RBPU &$		PGC	x	Ι	ST	Serial execution (ICSP) clock input for ICSP and ICD operation. ⁽³⁾
I I TTL PORTB<7> data input; weak pull-up when RBPU bit is cleared. KBI3 1 I TTL Interrupt-on-pin change. PGD x O DIG Serial execution data output for ICSP and ICD operation. ⁽³⁾ x I ST Serial execution data input for ICSP and ICD operation. ⁽³⁾	RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.
KBI3 1 I TTL Interrupt-on-pin change. PGD x O DIG Serial execution data output for ICSP and ICD operation. ⁽³⁾ x I ST Serial execution data input for ICSP and ICD operation. ⁽³⁾			1	Ι	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.
PGD x O DIG Serial execution data output for ICSP and ICD operation. ⁽³⁾ x I ST Serial execution data input for ICSP and ICD operation. ⁽³⁾		KBI3	1	I	TTL	Interrupt-on-pin change.
x I ST Serial execution data input for ICSP and ICD operation. ⁽³⁾		PGD	x	0	DIG	Serial execution data output for ICSP and ICD operation. ⁽³⁾
			x	I	ST	Serial execution data input for ICSP and ICD operation. ⁽³⁾

TABLE 10-3: PORTB I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Configuration on POR is determined by the PBADEN Configuration bit. Pins are configured as analog inputs by default when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is '0'. Default assignment is RC1.

3: All other pin functions are disabled when ICSP or ICD are enabled.

16.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 16-6. P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2> and PORTD<7:5> data latches. The TRISC<2> and TRISD<7:5> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.





16.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the PWM1CON register (PWM1CON<7>).

In Shutdown mode with PRSEN = 1 (Figure 16-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCPASE bit is cleared. If PRSEN = 0 (Figure 16-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled
	while a shutdown condition is active.

Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

16.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).

The CCP1M<1:0> bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 16-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)



FIGURE 16-11: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)



17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

RW-0 RW-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 SMP CKE ⁽¹⁾ D/A P S R/W UA BF bit 7 SMP: Sample bit U = Unimplemented bit, read as '0'								
SMP CKE ⁽¹⁾ D/Ā P S R/₩ UA BF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: x = Bit is unknown bit 6 CKE: SPI Clock Select bit ⁽¹⁾ 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state bit 5 D/Ā: Data/Ādfress bit Used in I ² C mode only. Used in I ² C mode only. bit 4 P: Stop bit Used in I ² C mode only. Used in I ² C mode only. bit 2 R/₩: Read/Write Information bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSP	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit ⁽¹⁾ 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state bit 5 D/Ā: Data/Address bit Used in I ² C™ mode only. bit 4 P: Stop bit Used in I ² C mode only. bit 3 S: Start bit Used in I ² C mode only. bit 4 QRW: Read/Write Information bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is rempty	SMP	CKE ⁽¹⁾	D/Ā	Р	S	R/W	UA	BF
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: x = Bit is unknown 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. SMP must be cleared when SPI is used in Slave mode. SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit ⁽¹⁾ 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from lde to active clock state bit 5 D/A: Data/Address bit Used in I ² C ™ ode only. Used in I ² C ™ ode only. bit 4 P: Stop bit Used in I ² C mode only. Used in I ² C mode only. bit 3 S: Start bit Used in I ² C mode only. Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. Used in I ² C mode only. bit 1 Used in I ² C mode only. Used in I ² C mode only. Used in I ² C mode only. bit 1 Used in I ² C mode only. Used in I ² C mode only. Used in I ² C mode only.<	bit 7			•			•	bit 0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: x = Bit is unknown 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time x = Bit is unknown 0 = Input data sampled at middle of data output time 0 = Input data sampled at middle of data output time SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit ⁽¹⁾ 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state bit 5 D/Ā: Data/Address bit Used in I ² C ™ mode only. Used in I ² C mode only. bit 4 P: Stop bit Used in I ² C mode only. Used in I ² C mode only. bit 1 Used in I ² C mode only. Used in I ² C mode only. Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. I = Receive								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: x = Bit is unknown 1 = Input data sampled at end of data output time 1 = Input data sampled at middle of data output time SPI Slave mode: 1 = Input data sampled at middle of data output time SMP must be cleared when SPI is used in Slave mode. SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit ⁽¹⁾ 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state bit 5 DĀ: Data/Āddress bit Used in I ² C ™ mode only. bit 4 P: Stop bit Used in I ² C mode only. Used in I ² C mode only. bit 2 Riv: Read/Write Information bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 1 bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is full 0 = Receive not complete, SSPBUF is full	Legend:							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SMP: Sample bit SPI Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit ⁽¹⁾ 1 = Transmit occurs on transition from active to Idle clock state bit 5 DA: Data/Address bit Used in I ² C TM mode only. bit 4 P: Stop bit Used in I ² C mode only. bit 3 S: Start bit Used in I ² C mode only. bit 4 P: Cmode only. Elementation bit Used in I ² C mode only. Elementation bit Used in I ² C mode only. Elementation bit Used in I ² C mode only. Elementation bit Used in I ² C mode only. Elementation bit Used in I ² C mode only. Elementation bit Used in I ² C mode only. Elementation bit Used in I ² C mode only. Elementation bit Used in I ² C mode only. Elementation bit Used in I ² C mode only. Elementation bit Used in I ² C mode	R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
bit 7 SMP: Sample bit SPI Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit ⁽¹⁾ 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state bit 5 D/A: Data/Address bit Used in I ² C ™ mode only. bit 4 P: Stop bit Used in I ² C mode only. bit 3 S: Start bit Used in I ² C mode only. bit 4 P: Stop bit Used in I ² C mode only. bit 5 Used in I ² C mode only. bit 4 D: C mode only. bit 5 S: Start bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 0 B	-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 6 CKE: SPI Clock Select bit ⁽¹⁾ 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state bit 5 D/A: Data/Address bit Used in I ² C™ mode only. bit 4 P: Stop bit Used in I ² C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared. bit 3 S: Start bit Used in I ² C mode only. bit 4 P: Comode only. bit 5 NW: Read/Write Information bit Used in I ² C mode only. Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. Used in I ² C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty	bit 7	SMP: Sample SPI Master m 1 = Input data 0 = Input data SPI Slave mo SMP must be	e bit ode: a sampled at er a sampled at m de: cleared when	nd of data outpu iddle of data ou SPI is used in a	ut time utput time Slave mode.			
bit 5 D/A: Data/Address bit Used in I ² C™ mode only. bit 4 P: Stop bit Used in I ² C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared. bit 3 S: Start bit Used in I ² C mode only. bit 2 R/W: Read/Write Information bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty	bit 6	CKE: SPI Clo 1 = Transmit (0 = Transmit (ock Select bit ⁽¹⁾ occurs on trans	sition from activ	ve to Idle clock to active clock	state		
bit 4 P: Stop bit Used in I ² C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared. bit 3 S: Start bit Used in I ² C mode only. bit 2 R/W: Read/Write Information bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty	bit 5	D/A: Data/Ad Used in I ² C™	dress bit mode only.					
bit 3 S: Start bit Used in I ² C mode only. bit 2 R/W: Read/Write Information bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty	bit 4	P: Stop bit Used in I ² C m	node only. This	bit is cleared w	vhen the MSSF	o module is dis	abled, SSPEN	is cleared.
bit 2 R/W: Read/Write Information bit Used in I ² C mode only. bit 1 UA: Update Address bit Used in I ² C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty	bit 3	S: Start bit Used in I ² C m	node only.					
bit 1 UA: Update Address bit Used in I ² C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty	bit 2	R/W : Read/W Used in I ² C m	rite Information	n bit				
bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty	bit 1	UA: Update A Used in I ² C m	Address bit					
	bit 0	BF: Buffer Fu 1 = Receive c 0 = Receive r	Il Status bit (Re complete, SSPE not complete, S	eceive mode or 3UF is full SPBUF is emp	nly) oty			

Note 1: Polarity of clock state is set by the CKP bit (SSPCON1<4>).

18.1 Baud Rate Generator (BRG)

The BRG is a dedicated, 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free-running timer. In Asynchronous mode, bits, BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>), also control the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

18.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

18.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 18-1:BAUD RATE FORMULAS

Configuration Bits		lits		Boud Bota Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula		
0	0	0	8-Bit/Asynchronous	Fosc/[64 (n + 1)]		
0	0	1	8-Bit/Asynchronous	$E_{0000}/[16 (n + 1)]$		
0	1	0	16-Bit/Asynchronous	FOSC/[10 (11 + 1)]		
0	1	1	16-Bit/Asynchronous			
1	0	x	8-Bit/Synchronous	Fosc/[4 (n + 1)]		
1	1	x	16-Bit/Synchronous			

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

18.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false End-of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

18.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.









18.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.

- 3. Ensure bits, CREN and SREN, are clear.
- 4. If interrupts are desired, set enable bit, RCIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



FIGURE 18-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART R	eceive Regi	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	51
SPBRGH EUSART Baud Rate Generator Register High Byte									51
SPBRG	EUSART B	aud Rate Ge	enerator Re	gister Low B	Syte				51
Legend: -	– = unimple	mented, rea	d as '0'. Sha	aded cells a	re not used	for synchron	ous master	reception.	

Note 1: Reserved in 28-pin devices; always maintain these bits clear.

© 2008 Microchip Technology Inc.

NOTES:

23.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to, or written from, any location using the table read and table write instructions. The Device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 23-6 through 23-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

FIGURE 23-6: TABLE WRITE (WRTn) DISALLOWED



CPFSGT Compare f with W, Skip if f							
Syntax:	CPFSGT	f {,a}					
Operands:	$0 \leq f \leq 255$						
	a ∈ [0,1]						
Operation:	(f) – (W), skip if (f) > ((unsigned c	(f) – (W), skip if (f) > (W) (unsigned comparison)					
Status Affected:	None						
Encoding:	0110	010a fff	f fff				
Description:	escription: 0110 0100 1111 1111 escription: Compares the contents of data memo location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instruction. If the Access Bank is selecte If 'a' is '0', the Access Bank is selecte If 'a' is '0', the Access Bank is selecte If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexee Literal Offset Mode" for details.						
Cycles:	1(2)						
-	Note: 3 cy	cles if skip and	followed				
	by a	2-word instruc	ction.				
Q Cycle Activity:			<u>.</u>				
Q1 Decede	Q2	Q3 Drococc	Q4				
Decode	register 'f'	Data	operation				
lf skip:							
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
	a by 2-word in:		04				
No	No	No	No				
operation	operation	operation	operation				
No	No	No	No				
operation	operation	operation	operation				
Example:	HERE NGREATER	CPFSGT RE	G, 0				
Defens lastrus	GREATER	:					
PC.	uon = Ad	dress (HERE)					
Ŵ	= ?	4.500 (IIBICE)	,				
After Instruction	n.						
If REG	> W;						
PC	= Ad	dress (GREAT	TER)				
If REG	≤ W;	droop (see					
PC	= A0	uiess (NGREA	ATEK)				

CPF	SLT	Compare	Compare f with W, Skip if f < W					
Synta	ax:	CPFSLT f	CPFSLT f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Oper	ation:	(f) – (W), skip if (f) < ((unsigned c	(f) – (W), skip if (f) < (W) (unsigned comparison)					
Statu	s Affected:	None						
Enco	ding:	0110	000a ff	ff	ffff			
Desc	ription:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the CPR hank (default)						
Word	ls:	1						
Cycle	es:	1(2) Note: 3 c by a	ycles if skip a a 2-word insti	nd fo ructio	llowed n.			
QU		02	03		04			
1	Decode	Read	Process		No			
		register 'f'	Data	op	peration			
lf sk	ip:							
1	Q1	Q2	Q3		Q4			
	operation	operation	operation	or	peration			
lf sk	ip and followed	d by 2-word ins	struction:					
	Q1	Q2	Q3		Q4			
	No	No	No		No			
	operation	operation	operation	ot	No			
	operation	operation	operation	op	peration			
<u>Exan</u>	nple:	HERE C NLESS : LESS :	CPFSLT REG	, 1				
	Before Instruc PC W After Instructic	tion = Ad = ?	dress (HERE	2)				
	If REG PC	< W; = Ad	dress (LESS	;)				
	PC	= Ad	dress (NLES	S)				

26.2 DC Characteristics: Power-Down and Supply Current PIC18F2420/2520/4420/4520 (Industrial) PIC18LF2420/2520/4420/4520 (Industrial) (Continued)

PIC18LF2420/2520/4420/4520 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F2420/2520/4420/4520 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Device	Тур	Max	Units		Conditio	ns		
	Supply Current (IDD) ⁽²⁾								
	PIC18LF2X2X/4X20	0.8	1.1	mA	-40°C				
		0.8	1.1	mA	+25°C	VDD = 2.0V			
		0.8	1.1	mA	+85°C				
	PIC18LF2X2X/4X20	1.3	1.7	mA	-40°C				
		1.3	1.7	mA	+25°C	VDD = 3.0V	FOSC = 4 MHz		
		1.3	1.7	mA	+85°C		INTOSC source)		
	All devices	2.5	3.5	mA	-40°C				
		2.5	3.5	mA	+25°C				
		2.5	3.5	mA	+85°C	VDD - 5.0V			
	Extended devices only	2.5	3.5	mA	+125°C				
	PIC18LF2X2X/4X20	2.9	5	μA	-40°C				
		3.1	5	μA	+25°C	VDD = 2.0V			
		3.6	9.5	μA	+85°C				
	PIC18LF2X2X/4X20	4.5	8	μA	-40°C				
		4.8	8	μA	+25°C	VDD = 3.0V	FOSC = 31 kHz		
		5.8	15	μA	+85°C		INTRC source)		
	All devices	9.2	16	μA	-40°C				
		9.8	16	μA	+25°C				
		11.0	35	μA	+85°C	vuu – 5.0V			
	Extended devices only	21	160	μA	+125°C]			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0. When operation will always be above -10°C, then the low-power Timer1 oscillator may be selected.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

NOTES:



MAXIMUM WDT CURRENT vs. VDD ACROSS TEMPERATURE FIGURE 27-10: (WDT DELTA CURRENT IN SLEEP MODE)



FIGURE 27-9: TYPICAL WDT CURRENT vs. VDD ACROSS TEMPERATURE



FIGURE 27-20: MAXIMUM IDD vs. Fosc, 500 kHz TO 4 MHz (PRI_RUN MODE (EC CLOCK), -40°C TO +125°C)

