



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4520-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Table of Contents**

1.0	Device Overview	7
2.0	Oscillator Configurations	
3.0	Power-Managed Modes	33
4.0	Reset	
5.0	Memory Organization	53
6.0	Flash Program Memory	73
7.0	Data EEPROM Memory	83
8.0	8 x 8 Hardware Multiplier	89
9.0	Interrupts	
10.0	I/O Ports	105
11.0	Timer0 Module	123
12.0	Timer1 Module	127
13.0	Timer2 Module	133
14.0	Timer3 Module	135
15.0	Capture/Compare/PWM (CCP) Modules	139
16.0	Enhanced Capture/Compare/PWM (ECCP) Module	147
17.0	Master Synchronous Serial Port (MSSP) Module	
18.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
19.0	10-Bit Analog-to-Digital Converter (A/D) Module	223
20.0	Comparator Module	233
21.0	Comparator Voltage Reference Module	
22.0	High/Low-Voltage Detect (HLVD)	
23.0	Special Features of the CPU	249
24.0	Instruction Set Summary	
25.0	Development Support	
26.0	Electrical Characteristics	
27.0	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
Appe	endix A: Revision History	395
	andix B: Device Differences	
	endix C: Migration from Mid-Range to Enhanced Devices	
	endix D: Migration from High-End to Enhanced Devices	
Index	<	397
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
PIC1	8F2420/2520/4420/4520 Product Identification System	409

### 2.0 OSCILLATOR CONFIGURATIONS

#### 2.1 Oscillator Types

PIC18F2420/2520/4420/4520 devices can be operated in ten different oscillator modes. The user can program the Configuration bits, FOSC<3:0>, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL Enabled
- 5. RC External Resistor/Capacitor with Fosc/4 Output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 Output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 Output
- 10. ECIO External Clock with I/O on RA6


#### 2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications. FIGURE 2-1:

#### CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



### TABLE 2-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

Typical Capacitor Values Used:								
Mode Freq OSC1 OSC								
XT	3.58 MHz	15 pF	15 pF					
	4.19 MHz	15 pF	15 pF					
	4 MHz	30 pF	30 pF					
	4 MHz	50 pF	50 pF					

#### Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following Table 2-2 for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode, rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω.

#### 3.4.1 PRI\_IDLE MODE

This mode is unique among the three low-power Idle modes in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI\_IDLE mode is entered from PRI\_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).


#### 3.4.2 SEC\_IDLE MODE

In SEC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC\_RUN by


setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD, following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC\_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC\_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.



#### FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



#### 4.4 Brown-out Reset (BOR)

PIC18F2420/2520/4420/4520 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> Configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the Brown-out Reset does not automatically enable the PWRT.

#### 4.4.1 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,
	the Brown-out Reset voltage level is still
	set by the BORV<1:0> Configuration bits;
	it cannot be changed in software.

#### 4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. If BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

#### 4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR Con	BOR Configuration Status of		
BOREN1	BOREN0	SBOREN (RCON<6>)	BOR Operation
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the Configuration bits.
0	1	Available	BOR enabled in software; operation controlled by SBOREN.
1	0	Unavailable	BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.
1	1	Unavailable	BOR enabled in hardware; must be disabled by reprogramming the Configuration bits.

TABLE 4-1: BOR CONFIGURATIONS

#### EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

MCC MCC MCC MCC MCC MCC MCC MCC MCC MCC	OVWF OVLW OVWF OVLW OVWF OVLW OVWF OVLW OVWF OVF OVVF OVVF OVVF OVLW OVVF OVLW OVVF OVLW OVVF OVLW OVVF OVLW	D'64 COUNTER BUFFER_ADDR_HIGH FSROH BUFFER_ADDR_LOW FSROL CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	number of bytes in erase block point to buffer Load TBLPTR with the base address of the memory block read into TABLAT, and inc get data store data done? repeat point to buffer update buffer word
MC MC MC MC MC MC MC MC MC MC MC MC MC M	OVLW OVWF OVLW OVWF OVLW OVWF OVLW OVWF OVF OVWF OVVF OVLW OVWF OVLW OVWF OVLW OVVF OVLW OVVF	BUFFER_ADDR_HIGH FSR0H BUFFER_ADDR_LOW FSR0L CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSR0H DATA_ADDR_LOW FSR0L NEW_DATA_LOW POSTINCO	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Load TBLPTR with the base address of the memory block read into TABLAT, and inc get data store data done? repeat point to buffer
MCC MCC MCC MCC MCC MCC MCC MCC MCC MCC	OVWF OVLW OVWF OVLW OVWF OVLW OVWF OVF OVVF OVVF OVVF OVLW OVVF OVLW OVVF OVLW OVVF OVLW OVVF OVLW	FSROH BUFFER_ADDR_LOW FSROL CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Load TBLPTR with the base address of the memory block read into TABLAT, and inc get data store data done? repeat point to buffer
MCC MCC MCC MCC MCC MCC MCC MCC MCC MCC	OVLW OVWF OVLW OVWF OVLW OVWF OVWF OVF OVWF OVWF OVLW OVVWF OVLW OVWF OVLW OVWF OVLW	BUFFER_ADDR_LOW FSROL CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	address of the memory block read into TABLAT, and inc get data store data done? repeat point to buffer
MCC MCC MCC MCC MCC MCC MCC MCC MCC MCC	OVWF OVLW OVWF OVLW OVWF OVWF OVF OVWF OVWF OVLW OVVF OVLW OVVF OVLW OVVF OVLW	FSROL CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	address of the memory block read into TABLAT, and inc get data store data done? repeat point to buffer
READ_BLOCK READ_BLOCK READ_BLOCK TE MC MC MC MC MC MC MC MC MC MC	OVLW OVWF OVLW OVWF OVWF OVF OVWF ECFSZ RA OVLW OVWF OVLW OVWF OVLW OVVWF OVLW	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	address of the memory block read into TABLAT, and inc get data store data done? repeat point to buffer
READ_BLOCK READ_BLOCK READ_BLOCK READ_BLOCK READ_BLOCK MC MC MC MC MC MC MC MC MC MC MC MC MC	OVWF OVLW OVWF OVWF OVF OVWF ECFSZ RA OVLW OVWF OVLW OVWF OVLW OVWF OVLW	TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	address of the memory block read into TABLAT, and inc get data store data done? repeat point to buffer
MCC MCC MCC MCC MCC MCC MCC MCC MCC MCC	OVLW OVWF OVLW OVWF OVF OVWF ECFSZ RA OVLW OVWF OVLW OVWF OVLW OVWF OVLW	CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	read into TABLAT, and inc get data store data done? repeat point to buffer
MC MC MC READ_BLOCK TE MC DE BR MODIFY_WORD MC MC MC MC MC MC MC MC MC MC MC MC MC	OVWF OVLW OVWF BLRD*+ OVF OVWF ECFSZ RA OVLW OVWF OVLW OVVF OVLW OVVF OVLW	TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;	get data store data done? repeat point to buffer
READ_BLOCK READ_BLOCK TH MC DE BR MODIFY_WORD MC MC MC MC MC MC MC MC MC MC	OVLW OVWF BLRD*+ OVF OVWF ECFSZ RA OVLW OVWF OVLW OVWF OVLW OVWF OVLW	CODE_ADDR_LOW TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;	get data store data done? repeat point to buffer
MC READ_BLOCK TH MC MC BR MODIFY_WORD MC MC MC MC MC MC MC MC MC MC MC MC MC	OVWF BLRD*+ OVF OVWF ECFSZ RA OVLW OVWF OVLW OVWF OVLW OVWF OVLW	TBLPTRL TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;	get data store data done? repeat point to buffer
READ_BLOCK TE MC MC DE BR MODIFY_WORD MC MC MC MC MC MC MC MC MC MC MC MC MC	BLRD*+ OVF ECFSZ RA OVLW OVWF OVLW OVVF OVLW OVWF OVLW	TABLAT, W POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;	get data store data done? repeat point to buffer
TE MC MC DE BR MODIFY_WORD MC MC MC MC MC MC MC MC MC MC MC MC MC	OVF OVWF ECFSZ RA OVLW OVWF OVLW OVWF OVLW OVWF OVLW	POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;	get data store data done? repeat point to buffer
MC MC DE BR MODIFY_WORD MC MC MC MC MC MC MC MC MC MC MC MC MC	OVF OVWF ECFSZ RA OVLW OVWF OVLW OVWF OVLW OVWF OVLW	POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;;;;	get data store data done? repeat point to buffer
MC DE BR MODIFY_WORD MC MC MC MC MC MC MC MC MC MC MC MC MC	OVWF ECFSZ RA OVLW OVWF OVLW OVWF OVLW OVWF OVLW	POSTINCO COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;	store data done? repeat point to buffer
DE BR MODIFY_WORD MC MC MC MC MC ERASE_BLOCK	ECFSZ RA OVLW OVWF OVLW OVWF OVLW OVLW	COUNTER READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;;;	done? repeat point to buffer
BR MODIFY_WORD MC MC MC MC MC MC ERASE_BLOCK	RA OVLW OVWF OVLW OVWF OVWF OVLW	READ_BLOCK DATA_ADDR_HIGH FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;	repeat point to buffer
MODIFY_WORD MC MC MC MC MC MC ERASE_BLOCK	OVLW OVWF OVLW OVWF OVWF OVWF OVLW	DATA_ADDR_HIGH FSR0H DATA_ADDR_LOW FSR0L NEW_DATA_LOW POSTINC0	;	point to buffer
ERASE_BLOCK	OVWF OVLW OVWF OVLW OVWF OVLW	FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO		-
MC MC MC MC MC MC MC ERASE_BLOCK	OVWF OVLW OVWF OVLW OVWF OVLW	FSROH DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO		-
MC MC MC MC MC ERASE_BLOCK	OVLW OVWF OVLW OVWF OVLW	DATA_ADDR_LOW FSROL NEW_DATA_LOW POSTINCO	;	update buffer word
MC MC MC ERASE_BLOCK	OVWF OVLW OVWF OVLW	FSROL NEW_DATA_LOW POSTINCO	;	update buffer word
MC MC ERASE_BLOCK	OVWF OVLW	POSTINCO	;	update buffer word
MC MC ERASE_BLOCK	OVWF OVLW	POSTINCO		
MC ERASE_BLOCK				
ERASE_BLOCK	OVWF	NEW DATA HIGH		
	0111	INDF0		
MC				
	OVLW	CODE_ADDR_UPPER	;	load TBLPTR with the base
MC	OVWF	TBLPTRU	;	address of the memory block
MC	OVLW	CODE_ADDR_HIGH		
MC	OVWF	TBLPTRH		
MC	OVLW	CODE_ADDR_LOW		
MC	OVWF	TBLPTRL		
BS		EECON1, EEPGD	;	point to Flash program memory
		EECON1, CFGS		access Flash program memory
		EECON1, WREN		enable write to memory
		EECON1, FREE		enable Row Erase operation
		INTCON, GIE	;	disable interrupts
		55h		
-		EECON2	;	write 55h
-		0AAh		wite ozzh
		EECON2		write 0AAh
		EECON1, WR		start erase (CPU stall)
	SF BLRD*-	INTCON, GIE		re-enable interrupts dummy read decrement
		BUFFER ADDR HIGH		point to buffer
		FSROH	'	Point to built
		BUFFER ADDR LOW		
		FSROL		
WRITE BUFFER BACK				
		D'32	;	number of bytes in holding register
		COUNTER	,	
WRITE BYTE TO HRE				
		POSTINCO, WREG	;	get low byte of buffer data
		TABLAT		present data to table latch
	BLWT+*			write data, perform a short write
				to internal TBLWT holding register.
DE	ECFSZ	COUNTER		loop until buffers are full
BR	RA	WRITE_WORD_TO_HREGS		

EXAMPLE 6-3:	WR	TING TO	FLASH PR	00	GRAM MEMORY (CONTINUED)
PROGRAM_MEMORY					
	BSF	EECON1,	EEPGD	;	point to Flash program memory
	BCF	EECON1,	CFGS	;	access Flash program memory
	BSF	EECON1,	WREN	;	enable write to memory
	BCF	INTCON,	GIE	;	disable interrupts
	MOVLW	55h			
Required	MOVWF	EECON2		;	write 55h
Sequence	MOVLW	0AAh			
	MOVWF	EECON2		;	write OAAh
	BSF	EECON1,	WR	;	start program (CPU stall)
	BSF	INTCON,	GIE	;	re-enable interrupts
	BCF	EECON1,	WREN	;	disable write to memory

#### 6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

### 6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

#### 6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 23.0** "**Special Features of the CPU**" for more detail.

#### 6.6 Flash Program Operation During Code Protection

See Section 23.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
TBLPTRU	— — bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)										
TBLPTRH	Program M	Program Memory Table Pointer High Byte (TBLPTR<15:8>)									
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)										
TABLAT	Program Memory Table Latch										
INTCON	GIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF										
EECON2	EEPROM Control Register 2 (not a physical register)										
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	51		
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52		
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52		
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52		

#### TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

#### 9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request Flag registers (PIR1 and PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

#### REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

. .. (1)

. ---

bit 7	PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit <sup>(1)</sup>
	<ul> <li>1 = A read or a write operation has taken place (must be cleared in software)</li> <li>0 = No read or write has occurred</li> </ul>
bit 6	ADIF: A/D Converter Interrupt Flag bit
	<ul> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> </ul>
bit 5	RCIF: EUSART Receive Interrupt Flag bit
	<ul> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> </ul>
bit 4	TXIF: EUSART Transmit Interrupt Flag bit
	<ul> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> </ul>
bit 3	SSPIF: Master Synchronous Serial Port Interrupt Flag bit
	<ul> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> </ul>
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
	Compare mode:
	<ul> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li><u>PWM mode:</u></li> </ul>
	Unused in this mode.
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	<ul> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> <li>0 = No TMR2 to PR2 match occurred</li> </ul>
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
bit 0	<b>TMR1IF:</b> TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow


Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49		
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	48		
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52		
PIE1	PSPIE <sup>(1)</sup>	PSPIE <sup>(1)</sup> ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE									
IPR1	PSPIP <sup>(1)</sup>	PSPIP <sup>(1)</sup> ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP									
TRISB	PORTB Da	PORTB Data Direction Register									
TRISC	PORTC Data Direction Register										
TMR2	Timer2 Register										
PR2	Timer2 Per	Timer2 Period Register									
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50		
CCPR1L	Capture/Co	Capture/Compare/PWM Register 1 Low Byte									
CCPR1H	Capture/Co	mpare/PWN	I Register 1	High Byte					51		
CCP1CON	P1M1 <sup>(1)</sup>	P1M0 <sup>(1)</sup>	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51		
CCPR2L	Capture/Co	mpare/PWN	I Register 2	Low Byte					51		
CCPR2H	Capture/Co	mpare/PWN	I Register 2	High Byte					51		
CCP2CON	—		DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	51		
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1(1)	PSSBD0(1)	51		
PWM1CON	PRSEN	PDC6 <sup>(1)</sup>	PDC5 <sup>(1)</sup>	PDC4 <sup>(1)</sup>	PDC3 <sup>(1)</sup>	PDC2 <sup>(1)</sup>	PDC1 <sup>(1)</sup>	PDC0 <sup>(1)</sup>	51		

#### TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

**Note 1:** These bits are unimplemented on 28-pin devices; always maintain these bits clear.



#### FIGURE 18-7: ASYNCHRONOUS RECEPTION

TABLE 18-6:	<b>REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION</b>
-------------	---

					Bit 2	Bit 1	Bit 0	Values on page
IE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
SPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
SPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
USART R	eceive Regis	ster						51
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	51
EUSART Baud Rate Generator Register High Byte						51		
EUSART Baud Rate Generator Register Low Byte						51		
	SPIE(1) SPIP(1) SPEN SART R SRC SDOVF SART B SART B	SPIF <sup>(1)</sup> ADIF         SPIE <sup>(1)</sup> ADIE         SPIP <sup>(1)</sup> ADIP         SPEN       RX9         SART Receive Regis         SRC       TX9         BDOVF       RCIDL         SART Baud Rate Ge         SART Baud Rate Ge	SPIF(1)ADIFRCIFSPIE(1)ADIERCIESPIP(1)ADIPRCIPSPENRX9SRENSART Receive RegisterSRCCSRCTX9TXENBDOVFRCIDLRXDTPSART Baud Rate Generator RegSART Baud Rate Generator Reg	SPIF <sup>(1)</sup> ADIF       RCIF       TXIF         SPIE <sup>(1)</sup> ADIE       RCIE       TXIE         SPIP <sup>(1)</sup> ADIP       RCIP       TXIP         SPEN       RX9       SREN       CREN         SART Receive Register       CSRC       TX9       TXEN       SYNC         SDOVF       RCIDL       RXDTP       TXCKP         SART Baud Rate Generator Register High I       Ital       Ital	SPIF(1)ADIFRCIFTXIFSSPIFSPIE(1)ADIERCIETXIESSPIESPIP(1)ADIPRCIPTXIPSSPIPSPENRX9SRENCRENADDENSART Receive RegisterSSRCTX9TXENSYNCSRCTX9TXENSYNCSENDBBDOVFRCIDLRXDTPTXCKPBRG16SART Baud Rate Generator Register High ByteSART Baud Rate Generator Register Low Byte	SPIF(1)ADIFRCIFTXIFSSPIFCCP1IFSPIE(1)ADIERCIETXIESSPIECCP1IESPIP(1)ADIPRCIPTXIPSSPIPCCP1IPSPENRX9SRENCRENADDENFERRSART Receive RegisterSSRCTX9TXENSYNCSENDBSDOVFRCIDLRXDTPTXCKPBRG16—SART Baud Rate Generator Register High ByteSART Baud Rate Generator Register Low Byte	SPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFSPIE(1)ADIERCIETXIESSPIECCP1IETMR2IESPIP(1)ADIPRCIPTXIPSSPIPCCP1IPTMR2IPSPENRX9SRENCRENADDENFERROERRSART Receive RegisterSYNCSENDBBRGHTRMTSDOVFRCIDLRXDTPTXCKPBRG16—WUESART Baud Rate Generator Register High ByteSART Baud Rate Generator Register Low ByteStart Baud Rate Generator Register Low Byte	SPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFSPIE(1)ADIERCIETXIESSPIECCP1IETMR2IETMR1IESPIP(1)ADIPRCIPTXIPSSPIPCCP1IPTMR2IPTMR1IPSPENRX9SRENCRENADDENFERROERRRX9DSART Receive RegisterSYNCSENDBBRGHTRMTTX9DSDOVFRCIDLRXDTPTXCKPBRG16—WUEABDENSART Baud Rate Generator Register Low Byte

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Reserved in 28-pin devices; always maintain these bits clear.

#### 18.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 18-8) and asynchronously, if the device is in Sleep mode (Figure 18-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

#### 18.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-10 for the timing of the Break character sequence.

#### 18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- Configure the EUSART for the desired mode. 1.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- Write '55h' to TXREG to load the Sync character 4. into the transmit FIFO buffer.
- After the Break has been sent, the SENDB bit is 5. reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.


#### 18.2.6 **RECEIVING A BREAK CHARACTER**

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in Section 18.2.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.



#### **FIGURE 18-10:** SEND BREAK CHARACTER SEQUENCE

#### 18.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit, SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RCIE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- 5. Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART F	Receive Regi	ster	_					51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte						51		
SPBRG	EUSART Baud Rate Generator Register Low Byte							51	

#### TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Reserved in 28-pin devices; always maintain these bits clear.

IORLW	Inclusive	Inclusive OR Literal with W					
Syntax:	IORLW k						
Operands:	$0 \le k \le 255$	$0 \le k \le 255$					
Operation:	(W) .OR. k	ightarrow W					
Status Affected:	N, Z						
Encoding:	0000	1001	kkkk	kkkk			
Description:	The conter 8-bit literal						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	1	Q4			
Decode	Read literal 'k'	Proce Dat		/rite to W			
Example:	IORLW	35h					
Before Instruc	tion						
W After Instructio	= 9Ah on						

IORWF	ORWF Inclusive OR W with f						
Syntax:	IORWF 1	f {,d {,a}}					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	d ∈ [0,1]					
Operation:	(W) .OR. (f	$) \rightarrow dest$					
Status Affected:	N, Z						
Encoding:	0001	00da	ffff	ffff			
	'0', the result is the result is (default). If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 24	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	5	Q4			
Decode	Read register 'f'	Proce Dat		Write to estination			
Example: Before Instruc RESULT	tion	ESULT,	0, 1				

Before Instruction	
RESULT =	13h
W =	91h
After Instruction	
RESULT =	13h
\// =	93h

W

= BFh

NEGF	Negate f						
Syntax:	NEGF f	{,a}					
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:	$(\overline{f})$ + 1 $\rightarrow$	f					
Status Affected:	N, OV, C, I	DC, Z					
Encoding:	0110	110a	ffff	ffff			
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Words:	1						
Cycles:	1						

NOF	NOP No Operation							
Synta	ax:	NOP						
Oper	ands:	None						
Oper	ation:	No operati	on					
Status Affected: None								
Encoding:		0000	0000	0000		0000		
		1111	xxxx	XXXX XXXX		xxxx		
Desc	ription:	No operati	on.					
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	No	No	)		No		
		operation	opera	tion	ор	eration		

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

Before Instruction			
REG =	0011	1010	[3Ah]
After Instruction			
REG =	1100	0110	[C6h]

RRNCF	Rotate Right f (No Carry)				
Syntax:	RRNCF	f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	$(f < n >) \rightarrow (f < 0 ) \rightarrow (f < 0 >) \rightarrow (f < 0 ) \rightarrow (f < 0 ) \rightarrow (f < 0 ) \rightarrow (f < 0 )$	dest <n 1="" –="">, dest&lt;7&gt;</n>			
Status Affected:	N, Z	N, Z			
Encoding:	0100	0100 00da ffff ffff			
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
		fset Mode" fo	r details.		
Words:	Literal Of	fset Mode" fo	r details.		
Words:	Literal Of	fset Mode" fo	r details.		
Cycles:	Literal Of	fset Mode" fo	r details.		
	Literal Of	fset Mode" fo	r details.		
Cycles: Q Cycle Activity:	Literal Of	fset Mode" fo ► registe	r details. er f		
Cycles: Q Cycle Activity: Q1	Literal Of 1 1 Q2 Read	fset Mode" fo → registe Q3 Process	Q4 Write to		
Cycles: Q Cycle Activity: Q1 Decode	Literal Of 1 1 2 Read register 'f' RRNCF tion = 1101	Gamma       Gamma         Q3       Process         Data       REG, 1, 0         0111       0	Q4 Write to		
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG	Literal Of 1 1 2 Read register 'f' RRNCF tion = 1101 n = 1110	Q3 Process Data REG, 1, 0 0111 1011	Q4 Write to		
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG Example 2:	Literal Of 1 1 2 Read register 'f' RRNCF tion = 1101 n = 1110 RRNCF	Gamma       Gamma         Q3       Process         Data       REG, 1, 0         0111       0	Q4 Write to		
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG	Literal Of 1 1 2 Read register 'f' RRNCF tion = 1101 n = 1110 RRNCF	Q3 Process Data REG, 1, 0 0111 1011	Q4 Write to		
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG Example 2: Before Instruct	Literal Of 1 1 2 Read register 'f' RRNCF tion = 1101 RRNCF tion = 1110 RRNCF tion = 1110	Q3       Process         Data       REG, 1, 0         0111       1011         REG, 0, 0       0	Q4 Write to		
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruction REG After Instruction REG Example 2: Before Instruct W REG	Literal Of 1 1 2 Read register 'f' RRNCF tion = 1101 RRNCF tion = 1110 RRNCF tion = 1110	Q3         Process         Data         REG, 1, 0         0111         1011         REG, 0, 0         0111	Q4 Write to		

SETF	Set f			
Syntax:	SETF f{,a	a}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in \ [0,1] \end{array}$			
Operation:	$FFh\tof$			
Status Affected:	None			
Encoding:	0110	100a ff	ff ffff	
	The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'f'	Process Data	Write register 'f'	
Example:	SETF	REG, 1		
Before Instruct REG After Instructio REG	= 5A			

### 25.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK™ Object Linker/
  - MPLIB™ Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit<sup>™</sup> 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

#### 25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- · A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code


MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.


NOTES:

NOTES:

### 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units MILLIMETERS			5
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν	44		
Pitch	е	0.65 BSC		
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е	8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	_	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

	Units	MILLIM	FTERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.80 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A