

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4420t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 5.2 PIC18 Instruction Cycle

#### 5.2.1 CLOCKING SCHEME


The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

#### 5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

Tcy(	) Tcy1	TCY2	TCY3	TCY4	TCY5
1. MOVLW 55h Fetch	1 Execute 1				
2. MOVWF PORTB	Fetch 2	Execute 2			
3. BRA SUB_1		Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (Forced )	JOP)		Fetch 4	Flush (NOP)	
5. Instruction @ address SUB_	L			Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

EXAMPLE 6-3:	WR	ITING TO	FLASH PR	0	GRAM MEMORY (CONTINUED)
PROGRAM_MEMORY					
	BSF	EECON1,	EEPGD	;	point to Flash program memory
	BCF	EECON1,	CFGS	;	access Flash program memory
	BSF	EECON1,	WREN	;	enable write to memory
	BCF	INTCON,	GIE	;	disable interrupts
	MOVLW	55h			
Required	MOVWF	EECON2		;	write 55h
Sequence	MOVLW	0AAh			
	MOVWF	EECON2		;	write OAAh
	BSF	EECON1,	WR	;	start program (CPU stall)
	BSF	INTCON,	GIE	;	re-enable interrupts
	BCF	EECON1,	WREN	;	disable write to memory

#### 6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

# 6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

#### 6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 23.0** "**Special Features of the CPU**" for more detail.

### 6.6 Flash Program Operation During Code Protection

See Section 23.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page			
TBLPTRU	_		bit 21	Program Me	Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)							
TBLPTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)											
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)											
TABLAT	Program M	emory Table	Latch						49			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	49			
EECON2	EEPROM C	Control Regis	ster 2 (not	a physical r	egister)				51			
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	51			
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52			
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52			
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52			

# TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	52	
LATC	PORTC Data Latch Register (Read and Write to Data Latch)									
TRISC	PORTC Da	ata Directio	n Register						52	

TABLE 10-6:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTC
-------------	--

#### **10.6 Parallel Slave Port**

Note:	The Parallel Slave Port is only available on
	40/44-pin devices.

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 10-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation as long as the Enhanced CCP module is not operating in dual output or quad output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.


The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit, PSPMODE, enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits, PFCG<3:0> (ADCON1<3:0>), must also be set to a value in the range of '1010' through '1111'.

A write to the PSP occurs when both the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  lines are first detected low. The data in PORTD is read out and the OBF bit is clear. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the  $\overline{CS}$  or  $\overline{RD}$  lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown in Figure 10-3 and Figure 10-4, respectively.





The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

#### **EQUATION 15-3:**

PWM Resolution (max) = 
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCPx pin will not be cleared.

<b>TABLE 15-4</b> :	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

#### 15.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY)

The PWM auto-shutdown features of the Enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in detail in **Section 16.4.7 "Enhanced PWM Auto-Shutdown"**.

Auto-shutdown features are not available for CCP2.

### 15.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.

### 16.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M<1:0> and CCP1M<3:0> bits of the CCP1CON register.

Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Dead-Band Delay register, PWM1CON, which is loaded at either the duty cycle boundary or the period boundary (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

#### 16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.


#### EQUATION 16-1:

$$PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
  - Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

# FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/Ā	P <sup>(1)</sup>	S <sup>(1)</sup>	R/W <sup>(2,3)</sup>	UA	BF
bit 7				•			bit
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown
bit 7		Rate Control bit					
	In Master or 1 = Slew rat		ed for Standar	d Speed mode	(100 kHz and 1	MHz)	
		e control enabl				((iii i 2)	
bit 6	CKE: SMBu	s Select bit					
	In Master or						
		MBus specific MBus specific					
bit 5	D/A: Data/A		p ate				
	In Master mo	ode:					
	Reserved.						
	In Slave mod	<u>le:</u> that the last by	ite received or	transmitted w	as data		
		that the last by					
bit 4	P: Stop bit <sup>(1)</sup>						
		that a Stop bit		cted last			
1.11.0	•	was not detecte	d last				
bit 3	<b>S:</b> Start bit <sup>(1)</sup>	that a Start bit	haa haan data	ated last			
		was not detecte					
bit 2	R/W: Read/	Vrite Informatio	n bit (I <sup>2</sup> C mode	e only) <sup>(2,3)</sup>			
	In Slave mod	<u>le:</u>					
	1 = Read 0 = Write						
	In Master mo	ode:					
		is in progress					
L *C 4		is not in progre					
bit 1		Address bit (10		• •	n the SSPADD re	aiotor	
		does not need				gister	
bit 0	BF: Buffer F	ull Status bit					
	<u>In Transmit r</u>						
	1 = SSPBUF 0 = SSPBUF						
	In Receive m						
		is full (does no is empty (does					
Note 1:	This bit is cleare	d on Reset and	when SSPEN	is cleared.			
2:	This bit holds the address match to				ess match. This b	it is only valid	from the

# 3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.


#### 17.4.7 BAUD RATE

In I<sup>2</sup>C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 17-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I<sup>2</sup>C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by  $\overline{ACK}$ ), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 17-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

#### FIGURE 17-17: BAUD RATE GENERATOR BLOCK DIAGRAM



#### TABLE 17-3: I<sup>2</sup>C<sup>™</sup> CLOCK RATE W/BRG

Fcy	Fcy * 2	BRG Value	FscL (2 Rollovers of BRG)
10 MHz	20 MHz	18h	400 kHz <sup>(1)</sup>
10 MHz	20 MHz	1Fh	312.5 kHz
10 MHz	20 MHz	63h	100 kHz
4 MHz	8 MHz	09h	400 kHz <sup>(1)</sup>
4 MHz	8 MHz	0Ch	308 kHz
4 MHz	8 MHz	27h	100 kHz
1 MHz	2 MHz	02h	333 kHz <sup>(1)</sup>
1 MHz	2 MHz	09h	100 kHz
1 MHz	2 MHz	00h	1 MHz <sup>(1)</sup>

**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

		SYNC = 0, BRGH = 0, BRG16 = 0												
	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fos	Fosc = 8.000 MHz			
	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)		
0.3	_		_				_		_			_		
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103		
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51		
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12		
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_		
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	_		
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	_	_		


TABI F 18-3	BAUD RATES FOR ASYNCHRONOUS MODES
IADLE 10-J.	

		SYNC = 0, BRGH = 0, BRG16 = 0									
BAUD	Fosc = 4.000 MHz			Fos	c = 2.000	MHz	Fosc = 1.000 MHz				
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)		
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51		
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12		
2.4	2.404	0.16	25	2.403	-0.16	12	_	_	_		
9.6	8.929	-6.99	6	_	_	_	_	_	_		
19.2	20.833	8.51	2	_	_	_	_	_	_		
57.6	62.500	8.51	0	—	_	_	—	_	_		
115.2	62.500	-45.75	0	_	—	—	_	—	—		

		SYNC = 0, BRGH = 1, BRG16 = 0										
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz		Fosc = 10.000 MHz			Fosc = 8.000 MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)
0.3							_			_		_
1.2	—	_	_	—	_	_	—	_	_	_	_	_
2.4	—	_	_	—	_	_	2.441	1.73	255	2.403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_

		SYNC = 0, BRGH = 1, BRG16 = 0									
BAUD RATE	Fosc = 4.000 MHz			Fos	c = 2.000	MHz	Fosc = 1.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)		
0.3	_		_		_	_	0.300	-0.16	207		
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51		
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25		
9.6	9.615	0.16	25	9.615	-0.16	12	—	—	—		
19.2	19.231	0.16	12	—	_	_	—	_	_		
57.6	62.500	8.51	3	_	_	_	_	_	_		
115.2	125.000	8.51	1	_	_	—	_		—		

© 2008 Microchip Technology Inc.



#### FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

# 21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 26.0 "Electrical Characteristics"**.

# 21.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

# 21.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

# 21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RA2 as a digital output with CVRSS enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

ANDWF	AND W with	f		BC		Branch if	Carry			
Syntax:	ANDWF f{,	d {,a}}		Synta	x:	BC n	BC n			
Operands:	$0 \leq f \leq 255$			Opera	Operands:		$-128 \le n \le 127$			
	d ∈ [0,1] a ∈ [0,1]			Opera	Operation:		if Carry bit is '1', (PC) + 2 + 2n $\rightarrow$ PC			
Operation:	(W) .AND. (f) –	→ dest		Status	Affected:	None				
Status Affected:	N, Z	, Z		Enco	dina:	1110	0010 nni	nn nnnn		
Encoding:	0001 01	.da ffi	ff ffff		iption:	If the Carry	bit is '1', then	the program		
Description:	The contents o register 'f'. If 'd' in W. If 'd' is '1', in register 'f' (d If 'a' is '0', the A If 'a' is '1', the E GPR bank (def If 'a' is '0' and t set is enabled, in Indexed Lite mode wheneve Section 24.2.3 Bit-Oriented In	is '0', the result efault). Access Bar 3SR is use fault). the extended this instruct ral Offset A er f $\leq$ 95 (51 5 <b>"Byte-Or</b>	esult is stored is stored back hk is selected. d to select the ed instruction ction operates addressing Fh). See iented and	Word: Cycle Q Cy If Jur	s: vcle Activity:	added to th incremente instruction,	nplement num e PC. Since th d to fetch the r the new addre n. This instruct	e PC will have next ess will be		
	Literal Offset	Mode" for	details.	Γ	Decode	Read literal	Process	Write to PC		
Words:	1					'n'	Data			
Cycles:	1				No	No	No	No		
Q Cycle Activity:				lf No.	operation Jump:	operation	operation	operation		
Q1	Q2	Q3	Q4	II NO	Q1	Q2	Q3	Q4		
Decode	Read I register 'f'	Process Data	Write to destination	[	Decode	Read literal 'n'	Process Data	No operation		
Example: Before Instruct		G, 0, 0		Exam	<u>ple:</u>	HERE	BC 5			
Before Instruc W	= 17h			E	Before Instruc					
REG After Instructio	= C2h			/	PC After Instruction If Carry		dress (HERE)	)		
W REG	= 02h = C2h				If Carry PC If Carry PC	= ad = 0;	dress (HERE dress (HERE			

MUL	LW	Multiply I	Multiply Literal with W					
Synta	ax:	MULLW	k		Syntax:			
Oper	rands:	$0 \le k \le 255$	5		Operan			
Oper	ration:	(W) x k $\rightarrow$	PRODH:PROI	DL				
Statu	is Affected:	None			Operati			
Enco	oding:	0000	1101 kk	kk kkkk	Status A			
Desc	pription:							
Word	ds:	1						
Cycle	es:	1						
QC	sycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL				
<u>Exar</u>	<u>nple:</u> Before Instruc	MULLW	0C4h					
	W	= E2	2h		Words:			
	PRODH	= ?			Cycles:			
	PRODL After Instruction	•			Q Cycl			
	W PRODH PRODL	= E2 = AI = 08	Dh					

Multiply	W with f					
MULWF	f {,a}					
0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]					
(W) x (f) –	PRODH:PR	ODL				
None						
0000	001a ff	ff ffff				
out betwee register file result is st register pa high byte. unchange None of th Note that r possible in result is po If 'a' is '0', selected. I to select th If 'a' is '0' a set is enat operates in Addressin $f \leq 95$ (5FH <b>''Byte-Orie</b> <b>Instructio</b>	en the content e location 'f'. T ored in the PF ir. PRODH co Both W and 'f d. e Status flags neither Overflo this operatio ossible but no the Access B f 'a' is '1', the ne GPR bank and the extend oled, this instr n Indexed Lite g mode when n). See Sectio ented and Bit ns in Indexed	s of W and the The 16-bit RODH:PRODL ontains the f' are are affected. ow nor Carry is n. A zero t detected. ank is BSR is used (default). ded instruction uction eral Offset ever on 24.2.3 -Oriented				
1						
1						
Q2	Q3	Q4				
Read register 'f'	Process Data	Write registers PRODH: PRODL				
MULWF	REG, 1					
Before Instruction W = C4h						
-						
	$\begin{array}{r} MULWF\\ 0 \leq f \leq 255\\ a \in [0,1]\\ (W) \times (f) - \\ None\\ \hline 0000\\ An unsigned out betweet register filler register pathigh byte. unchanged None of the Note that repossible in result is por if 'a' is '0', selected. If to select the selec$	$0 \le f \le 255$ $a \in [0,1]$ (W) x (f) $\rightarrow$ PRODH:PR None $\boxed{0000  001a  ff}$ An unsigned multiplication out between the content register file location 'f'. The register pair. PRODH control high byte. Both W and 'funchanged. None of the Status flags Note that neither Overflor possible in this operation result is possible but no If 'a' is '0', the Access B selected. If 'a' is '1', the to select the GPR bank. If 'a' is '0' and the extend set is enabled, this instructions in Indexed Life Addressing mode when f $\le 95$ (5Fh). See Section ''Byte-Oriented and Bit Instructions in Indexed Mode'' for details. $1$ $1$ $Q2 \qquad Q3$ Read Process Data $MULWF \qquad REG, 1$ tion $= C4h$ $= B5h$ $= ?$				

After Instruction		
W	=	C4h
REG	=	B5h
PRODH	=	8Ah
PRODL	=	94h

NEGF	Negate f						
Syntax:	NEGF f {,a}						
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:	( $\overline{f}$ )+1 $\rightarrow$	f					
Status Affected:	N, OV, C, I	DC, Z					
Encoding:	0110	110a	ffff	ffff			
Description:	Location 'f compleme data memo If 'a' is '0', If 'a' is '0', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 24 Bit-Orient Literal Off	nt. The reprint of the the form of the the the BSR is (default), and the explored, this is Literal O never $f \leq$ 4.2.3 "By ed Instru	esult is place on 'f'. as Bank is s used to s xtended in nstruction ffset Addre 95 (5Fh). <b>te-Oriente</b> actions in	ced in the selected. select the struction operates essing See ed and Indexed			
Words:	1						
Cycles:	1						

NOP No Operation							
Synta	ax:	NOP					
Oper	ands:	None					
Oper	ation:	No operati	on				
Statu	s Affected:	None					
Enco	ding:	0000	0000	000	00	0000	
		1111	xxxx	XXX	x	xxxx	
Desc	ription:	No operation.					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q2 Q3 Q4			Q4	
	Decode	No No No					
		operation	opera	tion	op	peration	

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'


Example: NEGF REG, 1


Before Instruc	tion			
REG	=	0011	1010	[3Ah]
After Instruction	on			
REG	=	1100	0110	[C6h]

© 2008 Microchip Technology Inc.

SUBLW Subtract W from Literal						
Syntax: SUBLW k						
Operands:	$0 \le k \le 25$	$0 \le k \le 255$				
Operation:	$k-(W) \rightarrow$	$k-(W)\toW$				
Status Affected:	N, OV, C,	N, OV, C, DC, Z				
Encoding:	0000	0000 1000 kkkk kł				
Description		W is subtracted from the 8-bit literal 'k'. The result is placed in W.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	÷	Q4		
Decode	Read literal 'k'	Process Data	W	rite to W		
Example 1:	SUBLW	02h				
Before Instruc W C After Instructio W C Z N	= 01h = ? on = 01h	esult is positi	ve			
Example 2:	Example 2: SUBLW 02h					
Before Instruction W = 02h C = ? After Instruction W = 00h C = 1; result is zero Z = 1 N = 0						
Example 3:	SUBLW	02h				
Before Instruc W C After Instructio W C Z N	= 03h = ? on = FFh ;(	2's complem esult is nega				

SUBWF	Subtrac	t W from f			
Syntax:	SUBWF	f {,d {,a}}			
Operands:	$0 \le f \le 255$				
	d ∈ [0,1] a ∈ [0,1]				
Operation		. doot			
Operation:	(f) – (W) -				
Status Affected:	N, OV, C,				
Encoding:		0101 11da ffff ffff			
Description:	complement result is s result is s (default). If 'a' is 'o' selected. to select t If 'a' is 'o' set is enal operates Addressin $f \le 95$ (5F	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented			
	•	ons in Indexed			
	Mode" fo	r details.			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read	Process	Write to		
	register 'f'	Data	destination		
European 1 1					
Example 1:	SUBWF	REG, 1, 0			
Before Instruc	tion	REG, 1, 0			
•	tion = 3 = 2	REG, 1, 0			
Before Instruc REG W C	tion = 3 = 2 = ?	REG, 1, 0			
Before Instruc REG W	tion = 3 = 2 = ? on = 1	REG, 1, 0			
Before Instruct REG W C After Instructio REG W	tion = 3 = 2 = ? on = 1 = 2				
Before Instruct REG W C After Instructio REG W C Z	tion = 3 = 2 = ? on = 1 = 2 = 1 ; r = 0	REG, 1, 0			
Before Instruct REG W C After Instructio REG W C Z N	tion = 3 = 2 = ? on = 1 = 2 = 1 ; r = 0 = 0	esult is positive			
Before Instruct REG W C After Instructio REG W C Z N Example 2:	tion = 3 = 2 = ? on = 1 = 2 = 1 ; r = 0 = 0 SUBWF				
Before Instruct REG W C After Instructio REG W C Z N Example 2: Before Instrucc REG	tion = 3 = 2 = ? on = 1 = 2 = 1 ; r = 0 = 0 SUBWF tion = 2	esult is positive			
Before Instruct REG W C After Instructio REG W C Z N <u>Example 2:</u> Before Instruct	tion = 3 = 2 = ? on = 1 = 2 = 1; r = 0 = 0 SUBWF	esult is positive			
Before Instruct REG W C After Instructio REG W Example 2: Before Instruct REG W C After Instructio	tion = 3 = 2 = ? on = 1 = 2 = 1; r = 0 SUBWF tion = 2 = 2 = ? on	esult is positive			
Before Instruct REG W C After Instruction REG W C Z N Example 2: Before Instruct REG W C	tion = 3 = 2 = ? on = 1 = 2 = 1 ; r = 0 = 0 SUBWF tion = 2 = ?	esult is positive			
Before Instruct REG W C After Instructio REG W Example 2: Before Instruct REG W C After Instructio REG W C	tion = 3 = 2 = ? m = 1 = 2 = 1 SUBWF tion = 2 = ? m = 2 = ? m = 2 = ? subwr tion = 2 = ? subwr = 2 = ? = ? = ? = ? = ? = ? = ? = ?	esult is positive			
Before Instruct REG W C After Instructio REG W C Example 2: Before Instruct REG W C After Instructio REG W	tion = 3 = 2 = ? m = 1 = 2 = 1; r = 0 SUBWF tion = 2 = ? m = 2 = ? m = 0 SUBWF tion = 2 = ? = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	result is positive REG, 0, 0			
Before Instruct REG W C After Instructio REG W Example 2: Before Instruct REG W C After Instructio REG W C	tion = 3 = 2 = ? n = 1 = 2 = 0 SUBWF tion = 2 = ? n = 2 = ? n = 2 = ? n = 1; r = 0 = 0 SUBWF tion = 2 = 1; r = 1; r = 1; r = 0 = 0 = 0 = 0; r = 1; r = 1; r = 0; r = 0; r = 1; r = 0; r = 1; r = 0; r = 0; r = 0; r = 1; r = 0; r = 1; r = 0; r =	result is positive REG, 0, 0	2		
Before Instruct REG W C After Instructio REG W C Z Before Instruct REG W C After Instructio REG W C After Instructio REG W C Example 3: Before Instruc	tion = 3 = 2 = ? on = 1 = 2 = 1; r = 0 SUBWF tion = 2 = 2 = ? on = 2 = 0; r = 1 = 0; r = 0 SUBWF tion = 1 = 0; r = 0 SUBWF tion = 1 = 0; r = 0; r	REG, 0, 0 REG, 1, 0	2		
Before Instruct REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C Example 3: Before Instruct REG W	tion = 3 = 2 = ? on = 1 = 2 = 1; r = 0 SUBWF tion = 2 = ? on = 1; r = 0 SUBWF tion = 1; r = 1 = 0 SUBWF = 1 = 1 = 2 = 1; r = 0 SUBWF = 1 = 1; r = 0 = 0 SUBWF = 1 = 1; r = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	REG, 0, 0 REG, 1, 0			
Before Instruct REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruct REG W C Z N	tion = 3 = 2 = ? m = 1 = 2 = 1; r = 0 SUBWF tion = 2 = ? m = 2 = ? m = 1; r = 0 SUBWF tion = 1; r = 0 SUBWF tion = 1; r = 2 = ? SUBWF = 1; r = 0 = 0 = 0 = 0 SUBWF = 1; r = 2 = ? SUBWF = 1; r = 2 = ? SUBWF = 1; r = 2 = ? SUBWF = ? SUBWF = ? SUBWF = ? SUBWF = ? SUBWF = ? SUBWF = ? SUBWF = ? SUBWF = ? SUBWF	REG, 0, 0 REG, 1, 0			
Before Instruct REG W C After Instructio REG W C Z Before Instruct REG W C After Instructio REG W C Z N Example 3: Before Instruct REG W C After Instructio REG W C	tion = 3 = 2 = ? m = 1 = 2 = 1; r = 0 SUBWF tion = 2 = ? m = 2 = ? m = 1; r SUBWF tion = 1; r = 0 SUBWF tion = 2; ? = 0; r = 0;	REG, 0, 0 REG, 1, 0			
Before Instruct REG W C After Instructio REG W C Z N Example 2: Before Instructio REG W C After Instructio REG W C After Instructio REG W C After Instructio REG W C After Instructio REG W C After Instructio REG W C	tion = 3 = 2 = ? m = 1 = 2 = 1; r = 0 SUBWF tion = 2 = ? m = 2 = ? m = 1; r = 0 SUBWF tion = 1 = 2 = ? m = 2 = ? m = 2 = ? m = 2 = ? SUBWF tion = 1 = 2 = ? m = 2 = ? SUBWF tion = 1 = ? = ? = ? = ? = ? = ? = ? = ?	result is positive REG, 0, 0 result is zero REG, 1, 0 2's complement	)		
Before Instruct REG W C After Instructio REG W C Z Before Instruct REG W C After Instructio REG W C Z N Example 3: Before Instruct REG W C After Instructio REG C Z N	tion = 3 = 2 = ? m = 1 = 2 = 1; r = 0 SUBWF tion = 2 = ? m = 2 = ? m = 1; r = 0 SUBWF tion = 1 = 2 = ? m = 2 = ? m = 2 = ? m = 2 = ? SUBWF tion = 1 = 2 = ? m = 2 = ? SUBWF tion = 1 = ? = ? = ? = ? = ? = ? = ? = ?	result is positive REG, 0, 0 result is zero REG, 1, 0	)		






#### TABLE 26-22: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock High to Data Out Valid	PIC18 <b>F</b> XXXX	_	40	ns	
			PIC18 <b>LF</b> XXXX	—	100	ns	VDD = 2.0V
121	21 Tckrf	Clock Out Rise Time and Fall Time	PIC18FXXXX	_	20	ns	
	(Master mode)	PIC18LFXXXX	_	50	ns	VDD = 2.0V	
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18FXXXX	_	20	ns	
			PIC18 <b>LF</b> XXXX	_	50	ns	VDD = 2.0V


# 27.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over the whole temperature range.




#### FIGURE 27-1: SLEEP MODE









### FIGURE 27-13: TYPICAL AND MAXIMUM IDD ACROSS VDD (RC\_RUN MODE, 31 kHz)











# 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		MILLIMETERS	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е	1.27 BSC		
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	—	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Foot Angle Top	ф	0°	_	8°
Lead Thickness	С	0.18	_	0.33
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B