

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4520t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset. Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 4-3:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION
	FOR RCON REGISTER

Condition	Program		RCC	ON Reg	STKPTR Register			
Condition	Counter	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	0	0	0	0
RESET Instruction	0000h	0	u	u	u	u	u	u
Brown-out Reset	0000h	1	1	1	u	0	u	u
MCLR Reset during Power-Managed Run Modes	0000h	u	1	u	u	u	u	u
MCLR Reset during Power-Managed Idle Modes and Sleep Mode	0000h	u	1	0	u	u	u	u
WDT Time-out during Full Power or Power-Managed Run Mode	0000h	u	0	u	u	u	u	u
MCLR Reset during Full-Power Execution	0000h	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	1
WDT Time-out during Power-Managed Idle or Sleep Modes	PC + 2	u	0	0	u	u	u	u
Interrupt Exit from Power-Managed Modes	PC + 2 ⁽¹⁾	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

Тсү0	Tcy1	TCY2	TCY3	TCY4	TCY5
1. MOVLW 55h Fetch	1 Execute 1		•		
2. MOVWF PORTB	Fetch 2	Execute 2			
3. BRA SUB_1		Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (Forced N	OP)		Fetch 4	Flush (NOP)	
5. Instruction @ address SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u uluu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 24-2 and Table 24-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

REGISTER 5-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	—	N	OV	Z	DC ⁽¹⁾	C ⁽²⁾
bit 7							bit 0
Legend:			L 14	II II.		-l (0)	
R = Read		vv = vvritable	DI	U = Unimplen	nented dit, rea		
-n = value	e al POR	I = BILIS SEL		0 = Bit is cle	areo	x = Bit is unkr	IOWI
bit 7-5	Unimpleme	nted: Read as '	0'				
bit 4	N: Negative	bit					
	This bit is us	ed for signed ar	ithmetic (2's co	omplement). It i	ndicates whet	her the result wa	as negative
	(ALU MSB =	1).					
	1 = Result w 0 = Result w	as negative as positive					
bit 3	OV: Overflow	v bit					
	This bit is us	ed for signed ar	ithmetic (2's co	omplement). It i	ndicates an ov	erflow of the 7-	bit magnitude
	which cause	s the sign bit (bi	t 7) to change	State.	otio operation)		
	0 = No overf	low occurred	gned antimetic	; (in this anthin	elic operation)		
bit 2	Z: Zero bit						
	1 = The resu 0 = The resu	Ilt of an arithme Ilt of an arithme	tic or logic opei tic or logic opei	ration is zero ration is not zer	0		
bit 1	DC: Digit Ca	rry/borrow bit ⁽¹⁾					
	For ADDWF,	ADDLW, SUBI	w and SUBWF i	nstructions:			
	1 = A carry-c	out from the 4th	low-order bit o h low-order bit	f the result occ of the result	urred		
bit 0	C : Carry/bor	row bit(2)					
	For ADDWF,	ADDLW, SUBI	w and SUBWF i	nstructions:			
	1 = A carry-o	out from the Mo	st Significant bi	t of the result c	occurred		
	0 = No carry	-out from the M	ost Significant	bit of the result	occurred		
Note 1:	For borrow, the p	olarity is reverse	ed. A subtractio	n is executed b	y adding the 2	's complement o	of the second
_	operand. For rota	ate (RRF, RLF)	instructions, th	is bit is loaded	with either bit 4	or bit 3 of the s	ource register.
2:	For borrow, the p operand. For rota	olarity is revers ate (RRF, RLF)	ed. A subtractions, the subtraction of the subtract	on is executed l his bit is loaded	by adding the 2 I with either the	2's complement e high or low-or	of the second der bit of the

FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 23.0 "Special Features of the CPU"**). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is										
	read as '1'. This can indicate that a write										
	operation was prematurely terminated by										
	a Reset, or a write operation was										
	attempted improperly.										

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
EEADR	EEPROM Address Register									
EEDATA	EEPROM Data Register									
EECON2	EEPROM C	ontrol Registe	er 2 (not a p	hysical reg	ister)				51	
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	51	
IPR2	OSCFIP	CMIP	—	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52	
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52	
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52	

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

9.5 RCON Register

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

The operation of the SBOREN bit and the Reset flag bits is discussed in more detail in **Section 4.1 "RCON Register"**.

REGISTER 9-10: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽¹⁾	R/W-0
IPEN	SBOREN	_	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	IPEN: Interrupt Priority Enable bit
	1 = Enable priority levels on interrupts
	 Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6	SBOREN: Software BOR Enable bit ⁽¹⁾
	For details of bit operation, see Register 4-1.
bit 5	Unimplemented: Read as '0'
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 4-1.
bit 3	TO: Watchdog Timer Time-out Flag bit
	For details of bit operation, see Register 4-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 4-1.
bit 1	POR: Power-on Reset Status bit ⁽¹⁾
	For details of bit operation, see Register 4-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 4-1.

Note 1: Actual Reset values are determined by device configuration and the nature of the device Reset. See Register 4-1 for additional information.

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.
T13CKI		1	Ι	ST	PORTC<0> data input.
	T10SO	х	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T13CKI	1	Ι	ST	Timer1/Timer3 counter input.
RC1/T1OSI/CCP2	RC1	0	0	DIG	LATC<1> data output.
		1	Ι	ST	PORTC<1> data input.
	T1OSI	x	-	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 ⁽¹⁾	0	0	DIG	CCP2 compare and PWM output; takes priority over port data.
		1	Ι	ST	CCP2 capture input.
RC2/CCP1/P1A	RC2	0	0	DIG	LATC<2> data output.
		1	Ι	ST	PORTC<2> data input.
	CCP1	0	0	DIG	ECCP1 compare or PWM output; takes priority over port data.
		1	Ι	ST	ECCP1 capture input.
	P1A ⁽²⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.
RC3/SCK/SCL	RC3	0	0	DIG	LATC<3> data output.
		1	Ι	ST	PORTC<3> data input.
	SCK	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.
		1	—	ST	SPI clock input (MSSP module).
	SCL	0	0	DIG	I ² C [™] clock output (MSSP module); takes priority over port data.
		1		I ² C/SMB	I ² C clock input (MSSP module); input type depends on module setting.
RC4/SDI/SDA	RC4	0	0	DIG	LATC<4> data output.
		1	Ι	ST	PORTC<4> data input.
	SDI	1	Ι	ST	SPI data input (MSSP module).
	SDA	1	0	DIG	I ² C data output (MSSP module); takes priority over port data.
		1	Ι	I ² C/SMB	I ² C data input (MSSP module); input type depends on module setting.
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.
		1	Ι	ST	PORTC<5> data input.
	SDO	0	0	DIG	SPI data output (MSSP module); takes priority over port data.
RC6/TX/CK	RC6	0	0	DIG	LATC<6> data output.
		1	Ι	ST	PORTC<6> data input.
	ТХ	1	0	DIG	Asynchronous serial transmit data output (EUSART module); takes priority over port data. User must configure as output.
	СК	1	0	DIG	Synchronous serial clock output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial clock input (EUSART module).
RC7/RX/DT	RC7	0	0	DIG	LATC<7> data output.
		1	Ι	ST	PORTC<7> data input.
	RX	1	Ι	ST	Asynchronous serial receive data input (EUSART module).
	DT	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial data input (EUSART module). User must configure as an input.

TABLE 10-5: PORTC I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. Alternate assignment is RB3.

2: Enhanced PWM output is available only on PIC18F4520 devices.

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	52	
LATD	PORTD Data Latch Register (Read and Write to Data Latch)									
TRISD	PORTD Data Direction Register									
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0	52	
CCP1CON	P1M1 ⁽¹⁾	P1M0 ⁽¹⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

Note 1: These registers and/or bits are unimplemented on 28-oin devices.

TABLE 12-2:	REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TMR1L	Timer1 Reg	gister Low By	/te						50
TMR1H	Timer1 Register High Byte								50
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	50

Legend: Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

17.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 17-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by \overline{ACK}), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 17-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 17-17: BAUD RATE GENERATOR BLOCK DIAGRAM



TABLE 17-3: I²C[™] CLOCK RATE W/BRG

Fcy	Fcy * 2	BRG Value	FscL (2 Rollovers of BRG)
10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
10 MHz	20 MHz	1Fh	312.5 kHz
10 MHz	20 MHz	63h	100 kHz
4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Ch	308 kHz
4 MHz	8 MHz	27h	100 kHz
1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
1 MHz	2 MHz	09h	100 kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

		SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)		
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665		
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415		
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207		
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51		
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25		
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8		
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_		

TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz						
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)				
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207				
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51				
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25				
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_				
19.2	19.231	0.16	12	_	_	_	_	_	_				
57.6	62.500	8.51	3	_	_	_	_	_	_				
115.2	125.000	8.51	1	_		—	_	_	_				

BAUD RATE (K)	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1									
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832	
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207	
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103	
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25	
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12	
57.6	58.824	2.12	16	55.555	3.55	8	—	_	_	
115.2	111.111	-3.55	8	_	_		—	_	_	

NOTES:

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.



A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D Converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and the A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 19-1.



19.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D FRC clock to be selected. If the ACQT<2:0> bits are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

19.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - 3: The PBADEN bit, in Configuration Register 3H, configures PORTB pins to reset as analog or digital pins by controlling how the PCFG bits in ADCON1 are reset.

NOTES:

BNC)V	Branch if	Not Overflo	w	BNZ	:	Branch if	Not Zero	
Synta	ax:	BNOV n			Synt	ax:	BNZ n		
Oper	ands:	-128 ≤ n ≤ 1	127		Oper	ands:	-128 ≤ n ≤ 1	127	
Oper	ation:	if Overflow (PC) + 2 + 2	bit is '0', 2n → PC		Oper	ation:	if Zero bit is (PC) + 2 +	s '0', 2n → PC	
Statu	s Affected:	None			Statu	is Affected:	None		
Enco	ding:	1110	0101 nn	nn nnnn	Enco	oding:	1110	0001 nn	nn nnnn
Desc	ription:	If the Overfi program wil The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle ir	low bit is 'o', th Il branch. nplement num e PC. Since th d to fetch the r the new addre n. This instruct nstruction.	hen the ber, '2n', is e PC will have hext ess will be tion is then a	Desc	ription:	If the Zero bit is '0', then the prog will branch. The 2's complement number, '2n added to the PC. Since the PC wi incremented to fetch the next instruction, the new address will I PC + 2 + 2n. This instruction is the two-cycle instruction.		the program Iber, '2n', is le PC will have next ess will be tion is then a
Word	ls:	1			Word	ls:	1		
Cycle	es:	1(2)			Cycle	es:	1(2)		
Q C If Ju	ycle Activity: mp:				Q C If Ju	ycle Activity: Imp:			
	Q1	Q2	Q3	Q4	_	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
lf No	o Jump:				lf No	o Jump:			
	Q1	Q2	Q3	Q4	-	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
Exan	nple:	HERE	BNOV Jump		Exar	nple:	HERE	BNZ Jump	,
Before Instruction						Before Instruc	tion		
PC = address (HERE) After Instruction If Overflow = 0;						PC After Instruction If Zero	= ad on = 0;	dress (HERE)	
	PC If Overflo PC	w = ad w = 1; = ad	dress (Jump) dress (HERE) + 2)		PC If Zero PC	= ad = 1; = ad	dress (Jump) dress (HERE	+ 2)

MULLW	w	MULV							
Syntax:	MULLW	k		Syntax					
Operands:	$0 \le k \le 255$	$0 \le k \le 255$							
Operation:	(W) x k \rightarrow	(W) x k \rightarrow PRODH:PRODL							
Status Affected:	None	None							
Encoding:	0000	1101 kk	kk kkkk	Status					
Description:	An unsigne out betwee 8-bit literal placed in th pair. PROE W is uncha None of the Note that n possible in is possible	ed multiplicatic in the contents 'k'. The 16-bit ne PRODH:PF DH contains th anged. e Status flags leither Overflo this operation but not detect	on is carried of W and the result is RODL register e high byte. are affected. w nor Carry is . A zero result red	Encod Descri					
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3	Q4						
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL						
Example:	MULLW	0C4h							
Before Instruc)h		Words					
PRODH	= <u></u>	211		Cycles					
PRODL After Instruction	= ?			Q Cyc					
W	= E2	2h		_					
PRODH PRODL	= AI = 08	Dh Bh							

MUL	WF	Multiply	W with f	:						
Synta	ax:	MULWF	f {,a}							
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	5							
Oper	ation:	(W) x (f) –	→ PRODH	:PRODL						
Statu	is Affected:	None								
Enco	oding:	0000	001a	ffff	ffff					
Desc	ription:	An unsign out betwee register file result is st register pa high byte. unchange None of th Note that r possible in result is po If 'a' is '0', selected. I to select th If 'a' is '0' a set is enal operates i Addressin $f \leq 95$ (5FF "Byte-Orie Instructio Mode" for	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A zero result is possible but not detected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset							
Word	ds:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read register 'f'	Proces Data	s re P F	Write egisters RODH: RODL					
Exan	nple:	MULWF	REG, 1							
	Before Instruc	tion								
	W = C4h REG = B5h PRODH = ? PRODL = ?									

After Instruction		
W	=	C4h
REG	=	B5h
PRODH	=	8Ah
PRODL	=	94h

RET	FIE	Return fro	om Interrupt	t	RET	LW	Return Literal to W					
Synta	ax:	RETFIE {s	;}		Synt	ax:	RETLW k					
Oper	ands:	s ∈ [0,1]			Oper	rands:	$0 \le k \le 255$					
Oper	ation:	$(TOS) \rightarrow P(1)$ 1 \rightarrow GIE/GI if s = 1,	C, IEH or PEIE/G	BIEL;	Oper	ration:	ation: $k \rightarrow W$, (TOS) \rightarrow PC, PCLATU, PCLATH are unc					
		$(WS) \rightarrow W,$ (STATUSS)	→ STATUS		Statu	is Affected:	None					
		$(BSRS) \rightarrow I$	BSR,		Enco	oding:	0000	1100 kk	kk kkkk			
		PCLATU, P	CLATH are ur	nchanged	Desc	cription:	W is loaded	W is loaded with the 8-bit literal 'k'. The				
Statu	s Affected:	GIE/GIEH,	PEIE/GIEL.				program co	unter is loade	d from the top			
Enco	ding:	0000	0000 000	01 000s			high addres	s latch (PCLA	ATH) remains			
Desc	ription:	Return from	interrupt. Sta	ck is popped			unchanged					
		the PC. Inte	Stack (TOS) is prights are ena	s loaded into	Word	ds:	1					
setting either the high or low-priority global interrupt enable bit If 'c' = 1 the		Cycl	es:	2								
global interrupt enable bit. If 's' = 1 , contents of the shadow registers. W			. If 's' = 1, the	QC	ycle Activity:							
		STATUSS a	the shadow re and BSRS, are	egisters, vvS, e loaded into		Q1	Q2	Q3	Q4			
		their corres	ponding regist	ters, W,		Decode	Read	Process	POP PC			
		STATUS an	d BSR. If 's' =	0, no update			literal K	Data	from stack, Write to W			
More				(uelault).		No	No	No	No			
Cuel	15.	1 2				operation	operation	operation	operation			
	zo. Volo Activity:	2			_							
QU		02	03	04	Exar	<u>nple</u> :						
	Decode	No operation	No operation	POP PC from stack Set GIEH or GIEL		CALL TABLE	; W contai ; offset v ; W now ha ; table va	ins table value as alue				
	No	No	No	No	TABI	: LE						
Evon	operation	operation	operation	operation		ADDWF PCL RETLW k0	; W = offs ; Begin ta	set able				
Exal	<u>npie</u> . After listersuit	RETFIE 1	L			KEILW KI	i					
After Interrupt PC = TOS W = WS BSR = BSRS		100		: RETLW kn	; End of t	able						
	GIE/GIEF	H, PEIE/GIEL	= STATU	199		Before Instruc	tion					
						W	= 07h					
						W	= value of	⁻ kn				

RETURN	Return fro	om Subr	outine		RLC	F	Rotate Le	eft f through	Carry
Syntax:	RETURN	{s}			Synt	ax:	RLCF f	{,d {,a}}	
Operands:	s ∈ [0,1]				Ope	rands:	$0 \leq f \leq 255$		
Operation:	$(TOS) \rightarrow P$	C;					d ∈ [0,1] a ∈ [0,1]		
	if s = 1, (WS) \rightarrow W, (STATUSS) (BSRS) \rightarrow) → STATU BSR,	US,		Ope	ration:	$d \in [0, 1]$ $(f < n >) \rightarrow d =$ $(f < 7 >) \rightarrow C$ $(C) \rightarrow dest$	est <n +="" 1="">, , <0></n>	
Obstant Affects de	PCLAIU, P	CLATH ar	re uncha	anged	Statu	us Affected:	C, N, Z		
Status Affected:	None				Enco	oding:	0011	01da ffi	ff ffff
Encoding:	0000	0000	0001	001s	Desc	cription:	The conten	ts of register '	f' are rotated
Description.	registers, W 's' = 1, the c registers, W are loaded registers, W 's' = 0, no u occurs (def	the top of to the pro- contents of /S, STATL into their of /, STATUS ipdate of t ault).	of the sta gram cc f the sha JSS and correspo S and B these re	ack (TOS) ounter. If adow d BSRS, onding SR. If gisters			flag. If 'd' is flag. If 'd' is W. If 'd' is ' in register ' If 'a' is '0', 1 selected. If select the C If 'a' is '0' a set is enab	if ient through if '0', the result is f' (default). the Access Ba 'a' is '1', the B GPR bank (defind nd the extend led, this instru	is placed in s stored back nk is SR is used to fault). ed instruction ction
Words:	1						operates in	Indexed Liter	al Offset
Cycles:	2						f ≤ 95 (5Fh). See Sectior	ver 1 24.2.3
Q Cycle Activity:							"Byte-Orie	nted and Bit-	Oriented
Q1	Q2	Q3		Q4			Instruction Mode" for	is in Indexed	Literal Offset
Decode	No operation	Proces Data	ss i fi	POP PC rom stack				 registe 	er f
No	No	No		No	14/				
operation	operation	operation	on	operation	vvore Ol	us:	1		
					Cyci	es:	1		
Example:	PFTTIPN				QC	Sycle Activity:	00	00	0.4
After Instruction	n.					Q1 Docodo	Q2 Road	Q3 Procoss	Q4 Write to
PC = T	0S					Decode	register 'f'	Data	destination
					Exar	mple:	RLCF	REG, 0,	0
						Before Instruct REG C After Instruction REG	ction = 1110 0 = 0 on = 1110 0	110 110	
						W C	= 1100 1 = 1	100	

PWM (CCP Module)	
Associated Registers	146
Auto-Shutdown (CCP1 Only)	145
Duty Cycle	144
Example Frequencies/Resolutions	145
Period	144
Setup for PWM Operation	145
TMR2 to PR2 Match	144
PWM (ECCP Module)	149
CCPR1H:CCPR1L Registers	149
Direction Change in Full-Bridge	
Output Mode	154
Duty Cycle	150
Effects of a Reset	159
Enhanced PWM Auto-Shutdown	156
Example Frequencies/Resolutions	150
Full-Bridge Mode	153
Full-Bridge Output Mode Application Example	154
Half-Bridge Mode	152
Half-Bridge Output Mode Applications Example	152
Operation in Power-Managed Modes	159
Operation with Fail-Safe Clock Monitor	159
Output Configurations	150
Output Relationships (Active-High)	151
Output Relationships (Active-Low)	151
Period	149
Programmable Dead-Band Delay	156
Setup for PWM Operation	159
Start-up Considerations	158
TMR2 to PR2 Match	149

Q

Q Clock......145, 150

RAM See Data Memory	
RBIE Bit	1(
RC Oscillator	
RCIO Oscillator Mode	
RC IDLE Mode	
RC RUN Mode	
RCALL	
RCON Register	
Bit Status During Initialization	
Reader Response	4
Register File	
Register File Summary	64–
Registers	
ADCON0 (A/D Control 0)	2
ADCON1 (A/D Control 1)	2
ADCON2 (A/D Control 2)	2
BAUDCON (Baud Rate Control)	2
CCP1CON (ECCP Control,	
40/44-Pin Devices)	1
CCPxCON (CCPx Control, 28-Pin Devices)	1
CMCON (Comparator Control)	2
CONFIG1H (Configuration 1 High)	2
CONFIG2H (Configuration 2 High)	2
CONFIG2L (Configuration 2 Low)	2
CONFIG3H (Configuration 3 High)	2
CONFIG4L (Configuration 4 Low)	2
CONFIG5H (Configuration 5 High)	2
CONFIG5L (Configuration 5 Low)	2
CONFIG6H (Configuration 6 High)	2
CONFIG6L (Configuration 6 Low)	2
CONFIG7H (Configuration 7 High)	2

CVRCON (Comparator Voltage
Reference Control)239
DEVID1 (Device ID 1)257
DEVID2 (Device ID 2)
ECCP1AS (ECCP Auto-Shutdown Control) 157
EECON1 (EEPROM Control 1) 75, 84
HLVDCON (High/Low-Voltage Detect Control) 243
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2)
INTCON3 (Interrupt Control 3)
IPR1 (Peripheral Interrupt Priority 1)
IPR2 (Peripheral Interrupt Priority 2) 101
OSCCON (Oscillator Control) 30
OSCTUNE (Oscillator Tuning) 27
PIE1 (Perinheral Interrunt Enable 1) 98
PIE2 (Perinheral Interrupt Enable 2) 00
PIP1 (Peripheral Interrupt Pequest (Flag) 1) 06
PIP2 (Peripheral Interrupt Request (Flag) 2) 07
DWM1CON (DWM Dood Bond Dolov)
P VVIVI I COIN (P VVIVI Dead-Baliu Deidy)
RCON (Reset Control)
RCSTA (Receive Status and Control)
SSPCON1 (MSSP Control 1, I ² C Mode) 1/2
SSPCON1 (MSSP Control 1, SPI Mode) 163
SSPCON2 (MSSP Control 2, I ² C Mode) 173
SSPSTAT (MSSP Status, I ² C Mode) 171
SSPSTAT (MSSP Status, SPI Mode) 162
STATUS
STKPTR (Stack Pointer)55
T0CON (Timer0 Control) 123
T1CON (Timer1 Control) 127
T2CON (Timer2 Control) 133
T3CON (Timer3 Control) 135
TRISE (PORTE/PSP Control) 118
TRISE (PORTE/PSP Control)
TRISE (PORTE/PSP Control)
TRISE (PORTE/PSP Control)
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298RETURN299
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298RETURN299Return Address Stack54
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298RETURN299Return Address Stack54Return Stack Pointer (STKPTR)55
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298RETURN299Return Address Stack54Return Stack Pointer (STKPTR)395
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298RETURN299Return Address Stack54Return Stack Pointer (STKPTR)395RLCF299
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298RETURN299Return Address Stack54Return Stack Pointer (STKPTR)395RLCF299RUCF300
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298RETURN299Return Address Stack54Return Stack Pointer (STKPTR)395RLCF299RLNCF300
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298RETURN299Return Address Stack54Return Stack Pointer (STKPTR)55Revision History395RLCF300RRCF300RRNCF301
TRISE (PORTE/PSP Control)118TXSTA (Transmit Status and Control)202WDTCON (Watchdog Timer Control)259RESET297Reset State of Registers48Resets41, 249Brown-out Reset (BOR)249Oscillator Start-up Timer (OST)249Power-on Reset (POR)249Power-up Timer (PWRT)249RETFIE298RETLW298RETURN299Return Address Stack54Return Stack Pointer (STKPTR)395RLCF209RLNCF300RRCF300RRNCF301
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETLW 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 209 RLNCF 300 RRNCF 301 S S
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETLW 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 300 RRCF 300 RRNCF 301 S SCK
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETLW 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 300 RRCF 300 RRNCF 301 S SCK Scl 161
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETLW 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 300 RRCF 300 RRNCF 301 S SCK 161 SDI 161
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 300 RRCF 300 RRNCF 301 S SCK SCK 161 SDO 161 SE (DLE Mode 38
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 300 RRCF 300 RRCF 301 S SCK 161 SDI 161 SDO 161 SEC_ IDLE Mode 38
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 209 RLNCF 300 RRCF 300 RRNCF 301 S SCK SCK 161 SD 161 SD 161 SE 38 SEC_RUN Mode 34 Serial Clock, SCK 161
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETLW 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 299 RLOF 300 RRCF 300 RRCF 301 S 55 SCK 161 SD 161 SD 161 SD 161 SE 301 S 302 SCK 161 SE 304 Serial Clock, SCK 161 Serial Clock, SCK 161
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 299 RLNCF 300 RRCF 300 RRCF 301 S SCK SCK 161 SD 161 SD 161 SE 38 SEC_RUN Mode 34 Serial Clock, SCK 161 Serial Data In (SDI) 161
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 299 RLNCF 300 RRCF 300 RRCF 301 S SCK SCK 161 SDI 161 SDC 161 Serial Clock, SCK 161 Serial Data In (SDI) 161 Serial Data Out (SDO) 161 Serial Peripheral Interface See SPI Mode
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETLW 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 299 RLNCF 300 RRCF 300 RRCF 300 RRCF 301 S 301 S 301 SCK 161 SDI 161 SDO 161 SEC_IDLE Mode 38 SEC_RUN Mode 34 Serial Clock, SCK 161 Serial Data In (SDI) 161 S
TRISE (PORTE/PSP Control) 118 TXSTA (Transmit Status and Control) 202 WDTCON (Watchdog Timer Control) 259 RESET 297 Reset State of Registers 48 Resets 41, 249 Brown-out Reset (BOR) 249 Oscillator Start-up Timer (OST) 249 Power-on Reset (POR) 249 Power-up Timer (PWRT) 249 RETFIE 298 RETURN 299 Return Address Stack 54 Return Stack Pointer (STKPTR) 55 Revision History 395 RLCF 299 RLNCF 300 RRCF 300 RRCF 300 RCF 300 RCF 300 RCF 301 S 55 SCK 161 SDI 161 SDO 161 SEC_IDLE Mode 38 SEC_RUN Mode 34 Serial Clock, SCK 161 Serial Data In (SDI) 161 Ser