
Zilog - Z8673312SSC00TR Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	EBI/EMI
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8673312ssc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

zilog[°]

Warning: DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.



ISO 9001:2000 FS 507510 Zilog products are designed and manufactured under an ISO registered 9001:2000 Quality Management System. For more details, please visit www.zilog.com/quality.

zilog

Table 1. Z86E33/733/E34, E43/743/E44 Features (Continued)

Device	ROM (KB)	RAM ¹ (Bytes)	I/O Lines	Speed (MHz)
Z86E44	16	236	32	12
¹ General-Purpos	se			

- Standard Temperature ($V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$)
- Extended Temperature ($V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$)
- Available Packages:
 - 28-Pin DIP/SOIC/PLCC OTP (E33/733/E34)
 - 40-Pin DIP OTP (E43/743/E44)
 - 44-Pin PLCC/LQFP OTP (E43/743/E44)
- Software Enabled Watchdog Timer (WDT)
- Push-Pull/Open-Drain Programmable on Port 0, Port 1, and Port 2
- 24/32 Input/Output Lines
- Clock-Free WDT Reset
- Auto Power-On Reset (POR)
- Programmable OTP Options:
 - RC Oscillator
 - EPROM Protect
 - Auto Latch Disable
 - Permanently Enabled WDT
 - Crystal Oscillator Feedback Resistor Disable
 - RAM Protect
- Low-Power Consumption: 60 mW
- Fast Instruction Pointer: 0.75 µs
- Two Standby Modes: STOP and HALT
- Digital Inputs CMOS Levels, Schmitt-Triggered
- Software Programmable Low EMI Mode
- Two Programmable 8-Bit Counter/Timers Each with a 6-Bit Programmable Prescaler
- Six Vectored, Priority Interrupts from Six Different Sources
- Two Comparators

zilog ₆

Pin No	Symbol	Function	Direction
15	XTAL1	Crystal Oscillator	Input
16-18	P31-P33	Port 3, Pins 1,2,3	Input
19	P34	Port 3, Pin 4	Output
20	AS	Address Strobe	Output
21	RESET	Reset	Input
22	P35	Port 3, Pin 5	Output
23	P37	Port 3, Pin 7	Output
24	P36	Port 3, Pin 6	Output
25	P30	Port 3, Pin 0	Input
26-27	P00-P01	Port 0, Pins 0,1	Input/Output
28-29	P10-P11	Port 1, Pins 0,1	Input/Output
30	P02	Port 0, Pin 2	Input/Output
31	GND	Ground	
32-33	P12-P13	Port 1, Pins 2,3	Input/Output
34	P03	Port 0, Pin 3	Input/Output
35-39	P20-P24	Port 2, Pins 0, 1,2,3,4	Input/Output
40	DS	Data Strobe	Output

Table 2. 40-Pin DIP Pin Identification Standard Mode (Continued)

zilog ₁₂

Pin No	Symbol	Function	Direction
30	/PGM	Prog. Mode	Input
31	GND	Ground	
32-34	NC	No Connection	
35-39	D0-D4	Data 0,1,2,3,4	Input/Output
40	NC	No Connection	

Table 5. 40-Pin DIP Package Pin Identification EPROM Mode (Continued)

Zilog ₁₄

Table 6. 44-Pin PLCC Pin Configuration EPROM Programming Mode (Continued)

Pin No	Symbol	Function	Direction
32-39	NC	No Connection	
40	CLR	Clear	Input
41	CLK	Clock	Input
42-43	NC	No Connection	
44	/PGM	Prog. Mode	Input

zilog | 17




Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration

Pin No	Symbol	Function	Direction
1-3	P25-P27	Port 2, Pins 5,6,	Input/Output
4-7	P04-P07	Port 0, Pins 4,5,6,7 In/Outp	out
8	V _{CC}	Power Supply	
9	XTAL2	Crystal Oscillator	Output
10	XTAL1	Crystal Oscillator	Input
11-13	P31-P33	Port 3, Pins 1,2,3	Input
14-15	P34-P35	Port 3, Pins 4,5	Output
16	P37	Port 3, Pin 7	Output
17	P36	Port 3, Pin 6	Output
18	P30	Port 3, Pin 0	Input
19-21	P00-P02	Port 0, Pins 0,1,2	Input/Output
22	V _{SS}	Ground	
23	P03	Port 0, Pin 3	Input/Output
24-28	P20-P24	Port 2, Pins 0,1,2,3,4	Input/Output

Table 8. 28-Pin DIP/SOIC/PLCC Pin Identification Standard Mode

Zilog²³

Symbol	Parameter	V _{cc} ¹	Min	Max	Typical @ 25°C	Units	Conditions	Notes
V _{OFFSET}	Comparator	3.5V		25	10	mV		
	Input Offset Voltage	5.5V		25	10	mV		
V _{ICR}	Input Common	3.5V	0	V _{CC} -1.0V	,	V		4
	Mode Voltage Range	5.5V	0	V _{CC} -1.0V	,	V		4
IIL	Input	3.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
	Leakage	5.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
I _{OL}	Output	3.5V	-1	2	0.032	μA	V_{IN} = 0V, V_{CC}	
	Leakage	5.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
I _{IR}	Reset Input	3.5V	-20	-130	-65	μA		
	Current	5.5V	-20	-180	-112	μA		
I _{CC}	Supply	3.5V		15	5	mA	@ 12 MHz	5,6
	Current	5.5V		20	15	mA	@ 12 MHz	5,6
I _{CC1}	Standby	3.5V		4	2	mA	$V_{IN} = 0V, V_{CC}$	5,6
	Current HALT Mode	5.5V		6	4	mA	@ 12 MHz	5,6
		3.5V		3	1.5	mA	Clock Divide by	5,6
		5.5V		5	3	mA	[–] 16 @ 12 MHz	5,6
CC2	Standby Current	3.5V		10	2	μA	$V_{IN} = 0V, V_{CC}$	7,8,9
	STOP Mode	5.5V		10	3	μA	$V_{IN} = 0V, V_{CC}$	7,8,9
		3.5V		15	7	μA	$V_{IN} = 0V, V_{CC}$	7,8
		5.5V		30	10	μA	$V_{IN} = 0V, V_{CC}$	7,8
ALL	Auto Latch Low	3.0V	0.7	8	2.4	μA	$0V < V_{IN} < V_{CC}$	10
	Current	5.5V	1.4	15	4.7	μA	$0V < V_{IN} < V_{CC}$	10
ALH	Auto Latch High	3.5V	-0.6	-5	-1.8	μA	$0V < V_{IN} < V_{CC}$	10
	Current	5.5V	-1	-8	-3.8	μA	$0V < V_{IN} < V_{CC}$	10

Table 11. DC Electrical Characteristics $T_A = 0$ °C to +70 °C (Continued)

Zilog¹₂₆

Symbo I	Parameter	V _{cc} ¹	Min	Мах	Typical @ 25°C	Units	Conditions	Notes
I _{CC2}	Standby Current	4.5V		10	2	μA	$V_{IN} = 0V, V_{CC}$	7,8,9
	STOP Mode	5.5V		10	3	μA	$V_{IN} = 0V, V_{CC}$	7,8,9
		4.5V		40	10	μA	$V_{IN} = 0V, V_{CC}$	7,8
		5.5V		40	10	μA	$V_{IN} = 0V, V_{CC}$	7,8
I _{ALL}	Auto Latch Low Current	4.5V	1.4	20	4.7	μA	$0V < V_{IN} < V_{CC}$	10
		5.5V	1.4	20	4.7	μA	$0V < V_{IN} < V_{CC}$	10
I _{ALH}	Auto Latch High	4.5V	-1.0	-10	-3.8	μA	$0V < V_{IN} < V_{CC}$	10
	Current	5.5V	-1.0	-10	-3.8	μA	$0V < V_{IN} < V_{CC}$	10
T _{POR}	Power-On Reset	4.5V	1.0	14	4	ms		
		5.5V	1.0	14	4	ms		
V _{LV}	Auto Reset Voltage	9	2.0	3.3	2.8	V		11

Table 12. DC Electrical Characteristics T_A= -40 °C to +105 °C (Continued)

Notes

1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

2. STD Mode (not Low EMI Mode).

3. Z86E43/743/E44 only.

4. For analog comparator inputs when analog comparators are enabled.

5. All outputs unloaded, I/O pins floating, inputs at rail.

- 6. CL1=CL2=22 pF.
- Same as note 5 except inputs at V_{CC}.
 Clock must be forced Low, when XTAL1 is clock driven and XTAL2.
- 9. WDT is not running.
- 10. Auto Latch (mask option) selected.
- 11. Device does function down to the Auto Reset voltage.

Zilog[°] 29

Table 13. DC Electrical Characteristics $T_A = 0$ °C to +70 °C, 12 MHz (Continued)

No.	Symbol	Parameter	V _{CC} ¹	Min	Max	Units	Notes
18	TdDM(AS)	DM Valid to AS Rise Delay	3.5V	35		ns	2
			5.5V	35		ns	2
19	ThDS(AS)	DS Valid to Address Valid Hold Time	3.5V	35		ns	2
			5.5V	35		ns	2

Notes

1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

- 2. Timing numbers given are for minimum TpC.
- 3. When using extended memory timing, add 2 TpC

Standard Test Load All timing references use 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.

Table 14. DC Electrical Characteristics $T_A = -40$ °C to +105 °C, 12 MHz

No.	Symbol	Parameter	V _{cc} ¹	Min	Мах	Units	Notes
1	TdA(AS)	Address Valid to $\overline{\text{AS}}$ Rise Delay	4.5V	35		ns	2
			5.5V	35		ns	2
2	TdAS(A)	AS Rise to Address Float Delay	4.5V	45		ns	2
			5.5V	45		ns	2
3	TdAS(DR)	AS Rise to Read Data Req'd Valid	4.5V		250	ns	2,3
			5.5V		250	ns	2,3
4	TwAS	AS Low Width	4.5V	55		ns	2
			5.5V	55		ns	2
5	TdAS(DS)	Address Float to DS Fall	4.5V	0		ns	
			5.5V	0		ns	
6	TwDSR	DS (Read) Low Width	4.5V	200		ns	2,3
			5.5V	200		ns	2,3
7	TwDSW	DS (Write) Low Width	4.5V	110		ns	2,3
			5.5V	110		ns	2,3
8	TdDSR(DR)	DS Fail to Read Data Req'd Valid	4.5V		150	ns	2,3
			5.5V		150	ns	2,3
9	ThDR(DS)	Read Data to DS Rise Hold Time	4.5V	0		ns	2
			5.5V	0		ns	2

Zilog[®] ₃₀

TdDS(A) TdDS(AS)	DSRise to Address ActiveDelayDSRise to ASFall Delay	4.5V 5.5V 4.5V	45 55		ns	2
TdDS(AS)			55			
TdDS(AS)	$\overline{\text{DS}}$ Rise to $\overline{\text{AS}}$ Fall Delay	4 E\/			ns	2
		4.5V	45		ns	2
		5.5V	45		ns	2
TdR/W(AS)	R/\overline{W} Valid to \overline{AS} Rise Delay	4.5V	45		ns	2
		5.5V	45		ns	2
TdDS(R/W)	DS Rise to R/W Not Valid	4.5V	45		ns	2
		5.5V	45		ns	2
TdDW(DSW)	DW(DSW) Write Data Valid to DS Fall (Write) Delay	4.5V	55		ns	2
		5.5V	55		ns	2
TdDS(DW)	DS Rise to Write Data Not Valid	4.5V	55		ns	2
	Delay	5.5V	55		ns	2
TdA(DR)	Address Valid to Read Data Req'd	4.5V		310	ns	2,3
	Valid	5.5V		310	ns	2,3
TdAS(DS)	AS Rise to DS Fall Delay	4.5V	65		ns	2
		5.5V	65		ns	2
TdDM(AS)	DM Valid to AS Rise Delay	4.5V	35		ns	2
		5.5V	35		ns	2
ThDS(AS)	DS Valid to Address Valid Hold Time	4.5V	35		ns	2
		5.5V	35		ns	2
-	TdDS(R/W) TdDW(DSW) TdDS(DW) TdA(DR) TdAS(DS) TdDM(AS)	TdDS(R/W) DS Rise to R/W Not Valid TdDW(DSW) Write Data Valid to DS Fall (Write) Delay TdDS(DW) DS Rise to Write Data Not Valid Delay TdDS(DW) DS Rise to Write Data Not Valid Delay TdA(DR) Address Valid to Read Data Req'd Valid TdAS(DS) AS Rise to DS Fall Delay TdDM(AS) DM Valid to AS Rise Delay	5.5VTdDS(R/W)DS Rise to R/W Not Valid4.5VTdDW(DSW)Write Data Valid to DS Fall (Write) Delay4.5VTdDS(DW)DS Rise to Write Data Not Valid Delay4.5VTdDS(DW)DS Rise to Write Data Not Valid Delay4.5VTdA(DR)Address Valid to Read Data Req'd Valid4.5VTdAS(DS)AS Rise to DS Fall Delay4.5VTdDM(AS)DM Valid to AS Rise Delay4.5VThDS(AS)DS Valid to Address Valid Hold Time4.5V	$\overline{IdDS(R/W)}$ \overline{DS} Rise to R/W Not Valid $\overline{4.5V}$ 45 $\overline{IdDS(R/W)}$ \overline{DS} Rise to R/W Not Valid $4.5V$ 45 $\overline{IdDW(DSW)}$ Write Data Valid to \overline{DS} Fall (Write) Delay $4.5V$ 55 $\overline{IdDS(DW)}$ \overline{DS} Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{IdDS(DW)}$ \overline{DS} Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{IdA(DR)}$ $\overline{Address}$ Valid to Read Data Req'd Valid $4.5V$ 55 $\overline{IdAS(DS)}$ \overline{AS} Rise to \overline{DS} Fall Delay $4.5V$ 65 $\overline{IdDM(AS)}$ \overline{DM} Valid to \overline{AS} Rise Delay $4.5V$ 35 $\overline{InDS(AS)}$ \overline{DS} Valid to Address Valid Hold Time $4.5V$ 35	$\overline{\text{TdDS}(\text{R/W})}$ $\overline{\text{DS}}$ Rise to R/W Not Valid $\overline{4.5V}$ 45 $\overline{\text{TdDW}(\text{DSW})}$ Write Data Valid to $\overline{\text{DS}}$ Fall (Write) Delay $4.5V$ 55 $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{DS}}$ Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{DS}}$ Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{DS}}$ Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{Address Valid to Read Data Req'd}}$ $4.5V$ 310 $\overline{\text{TdA}(\text{DR})}$ $\overline{\text{Address Valid to Read Data Req'd}}$ $4.5V$ 310 $\overline{\text{TdAS}(\text{DS})}$ $\overline{\text{AS}}$ Rise to $\overline{\text{DS}}$ Fall Delay $4.5V$ 65 $\overline{\text{TdDM}(\text{AS})}$ $\overline{\text{DM}}$ Valid to $\overline{\text{AS}}$ Rise Delay $4.5V$ 35 $\overline{\text{ThDS}(\text{AS})}$ $\overline{\text{DS}}$ Valid to Address Valid Hold Time} $4.5V$ 35	TdDS(R/W)DS Rise to R/W Not Valid $5.5V$ 45 nsTdDS(R/W)DS Rise to R/W Not Valid $4.5V$ 45 ns $5.5V$ 45 nsTdDW(DSW)Write Data Valid to DS Fall (Write) Delay $4.5V$ 55 nsTdDS(DW)DS Rise to Write Data Not Valid Delay $4.5V$ 55 nsTdDS(DW)DS Rise to Write Data Not Valid Delay $4.5V$ 55 nsTdA(DR)Address Valid to Read Data Req'd Valid $4.5V$ 310 nsTdAS(DS)AS Rise to DS Fall Delay $4.5V$ 65 nsTdDM(AS)DM Valid to AS Rise Delay $4.5V$ 35 nsThDS(AS)DS Valid to Address Valid Hold Time 4.5V $4.5V$ 35 ns

Table 14. DC Electrical Characteristics $T_A = -40$ °C to +105 °C, 12 MHz (Continued)

Notes

1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

2. Timing numbers given are for minimum TpC.

3. When using extended memory timing, add 2 TpC.

Standard Test Load

All timing references use 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.

zilog 4




Figure 18. Port 0 Configuration

Port 1 (P17-P10). Port 1 is an 8-bit, bidirectional, CMOS-compatible port with multiplexed Address (A7-A0) and Data (D7-D0) ports. These eight I/O lines can be programmed as inputs or outputs or can be configured under software control as an Address/ Data port for interfacing external memory. The input buffers are Schmitt-triggered and the output buffers can be globally programmed as either push-pull or open-drain. Low EMI output buffers can be globally programmed by the software. Port 1 can be placed under handshake control. In this configuration, Port 3, lines P33 and P34 are used as the handshake controls RDY1 and DAV1 (Ready and Data Available). To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 outputs the additional lines (see Figure 19).

zilog

Pin	I/O	CTC1	Analog	Interrup	t P0 HS	P1 HS	P2 HS	Ext
P30	IN			IRQ3				
P31	IN	T _{IN}	AN1	IRQ2		D/R		
P32	IN		AN2	IRQ0	D/R			
P33	IN		REF	IRQ1		D/R		
P34	OUT		AN1-Out			R/D		DM
P35	OUT				R/D			
P36	OUT	T _{OUT}				R/D		
P37	OUT		An2-Out					
-								

Table 19. Port 3 Pin Assignments

Comparator Inputs. Port 3, P31, and P32, each have a comparator front end. The comparator reference voltage P33 is common to both comparators. In analog mode, P31 and P32 are the positive input of the comparators and P33 is the reference voltage of the comparators.


Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33-P31) that are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. Auto Latches are available on Port 0, Port 1, Port 2, and P30. There are no Auto Latches on P31, P32, and P33.

Low EMI Emission. The Z86E43/743/E44 can be programmed to operate in a low EMI Emission Mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 Ohms (typical).
- Low EMI Oscillator.
- Internal SCLK/TCLK= XTAL operation limited to a maximum of 4 MHz 250 ns cycle time, when Low EMI Oscillator is selected.

Note: For emulation only: Do not set the emulator to emulate Port 1 in low EMI mode. Port 1 must always be configured in Standard Mode.

Zilog[®] 47



(Z86E43/743/E44 Only)


Figure 22. Program Memory Map

EPROM Protect. When in ROM Protect Mode, and executing out of External Program Memory, instructions LDC, LDCI, LDE, and LDEI cannot read Internal Program Memory.

When in EPROM Protect Mode and executing out of Internal Program Memory, instructions LDC, LDCI, LDE, and LDEI can read Internal Program Memory.

Data Memory (DM). In ROM Mode, the Z86E43/743/E44 can address up to 60156/48 KB of external data memory beginning at location 4096/8192/16384. In ROMless mode, the Z86E43/743/E44 can address up to 64 KB of data memory. External data memory may be included with, or separated from, the external program memory space. \overline{DM} , an optional I/0 function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 23). The state of the \overline{DM} signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM (\overline{DM} inactive) memory, and an LDE instruction references data (\overline{DM} active Low) memory.





Default after RESET = 00h

Figure 24. Register Pointer Register

Expanded Register File (ERF). The register file has been expanded to allow for additional system control registers, mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space RO through R15 is implemented as 16 groups of 16 registers per group (see Figure 26). These register banks are known as the Expanded Register File (ERF).

The low nibble (D3-D0) of the Register Pointer (RP) select the active ERF Bank, and the high nibble (D7-D4) of register RP select the working register group. Three system configuration registers reside in the Expanded Register File at bank FH: PCON, SMR, and WDTMR. The rest of the Expanded Register is not physically implemented and is reserved for future expansion.

zilog[°]




Figure 26. Expanded Register File Architecture

General-Purpose Registers (GPR). These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the V_{CC} voltage-specified operating range. The register R254 is general-purpose on Z86E33/733/E34. R254 and R255 are set to 00h after any reset or Stop Mode Recovery.

51

Zilog

Reset and initially enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT is driven either by an on-board RC oscillator or an external oscillator from XTAL1 pin. The POR clock source is selected with bit 4 of the WDT register.

Note: *Execution of the WDT instruction affects the Z (Zero), S (Sign), and V (Overflow) flags.*

WDT Time-Out Period (D0 and D1). Bits 0 and 1 control a tap circuit that determines the time-out periods that can be obtained (Table 23). The default value of DO and Dl are 1 and 0, respectively.

	DO	OSC	Time-out of the System Clock
0	0	5 ms	128 SCLK
0	1	10 ms ¹	256 SCLK ¹
1	0	20 ms	512 SCLK
1	1	80 ms	2048 SCLK

Table 23. Time-out Period of WDT

>

WDT During HALT Mode (D2). This bit determines whether or not the WDT is active during HALT Mode. A "1" indicates that the WDT is active during HALT. A "0" disables the WDT in HALT Mode. The default value is "1 ". WDT During STOP Mode (D3). This bit determines whether or not the WDT is active during STOP mode. A "1" indicates active during STOP. A "0" disables the WDT during STOP Mode. This is applicable only when the WDT clock source is the internal RC oscillator.

Clock Source For WDT (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1, and the WDT is stopped in STOP Mode. The default configuration of this bit is 0, which selects the RC oscillator.

Permanent WDT. When this feature is enabled, the WDT is enabled after reset and will operate in Run and HALT Mode. The control bits in the WDTMR do not affect the WDT operation. If the clock source of the WDT is the internal RC oscillator, then the WDT will run in STOP mode. If the clock source of the WDT is the XTAL1 pin, then the WDT will not run in STOP mode.

Zilog[®] ₆₄




Figure 34. Resets and WDT

Auto Reset Voltage. An on-board Voltage Comparator checks that V_{CC} is at the required level to ensure correct operation of the device. Reset is globally driven if V_{CC} is below VLV (Figure 35).






Figure 41. Timer Mode Register (F1_h: Read/Write)



Package Information





Figure 56. 40-PIN DIP Package Diagram



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	0.05	0,25	,002	.010
A2	2.00	2.25	.078	.089
b	0.25	0.45	.010	.018
с	0.13	0.20	.005	.008
HD	13.70	14.15	.539	.557
D	9.90	10.10	.390	.398
HE	13.70	14.15	.539	.557
E	9.90	10.10	.390	.398
e	0.80 BSC		.0315	BSC
L	0.60	1.20	.024	.047

NOTES: 1. CONTROLLING DIMENSIONS : WILLIMETER 2. LEAD COPLANARITY : MAX <u>.10</u> .004"



zilog ₇₉

Ordering Information

Table 24.Ordering Information

Z86E3312PSC	12	PDIP	
		r Dir	28
Z86E3312SCC	12	SOIC	28
Z86E3312PSC	12	PLCC	28
Z86E3412PEC	12	PDIP	28
Z86E3412PSC	12	PDIP	28
Z86E3412SSC	12	SOIC	28
Z86E3412VSC	12	PLCC	28
Z86E4312FSC	12	LQFP	44
Z86E4312PSC	12	PDIP	40
Z86E4312VSC	12	PLCC	44
Z86E4412FSC	12	LQFP	44
Z86E4412PEC	12	PDIP	40
Z86E4412PSC	12	PDIP	40
Z86E4412VSC	12	PLCC	44
Z8673312PSC	12	PDIP	28
Z8673312SSC	12	SOIC	28
Z8673312VSC	12	PLCC	28
Z8674312FSC	12	LQFP	44
Z8674312PSC	12	PDIP	40
Z8674312VSC	12	PLCC	44