Zilog - Z8673312VSC Datasheet





Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 12MHz |
| Connectivity | EBI/EMI |
| Peripherals | POR, WDT |
| Number of I/O | 24 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-LCC (J-Lead) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z8673312vsc |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

zilog | III

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

| Date | Revision Level | Description | Page No |
|----------|-----------------------|-----------------|---------|
| May 2008 | 01 | Original issue. | All |

zilog 4





Figure 2. EPROM Programming Block Diagram



Pin Description





Din No Symbol Eunction Direction

Table 2. 40-Pin DIP Pin Identification Standard Mode

| 1 R/\overline{W} Read/WriteOutput2-4P25-P27Port 2, Pins 5,6,7Input/Output5-7P04-P06Port 0, Pins 4,5,6Input/Output8-9P14-P15Port 1, Pins 4,5Input/Output10P07Port 0, Pin 7Input/Output11 V_{CC} Power Supply12-13P16-P17Port 1, Pins 6,7Input/Output14XTAL2Crystal OscillatorOutput | PIN NO | Symbol | Function | Direction | |
|--|--------|-----------------|--------------------|--------------|--|
| 5-7 P04-P06 Port 0, Pins 4,5,6 Input/Output 8-9 P14-P15 Port 1, Pins 4,5 Input/Output 10 P07 Port 0, Pin 7 Input/Output 11 V _{CC} Power Supply Port 1, Pins 6,7 Input/Output | 1 | R/W | Read/Write | Output | |
| 8-9 P14-P15 Port 1, Pins 4,5 Input/Output 10 P07 Port 0, Pin 7 Input/Output 11 V _{CC} Power Supply 12-13 P16-P17 Port 1, Pins 6,7 Input/Output | 2-4 | P25-P27 | Port 2, Pins 5,6,7 | Input/Output | |
| 10 P07 Port 0, Pin 7 Input/Output 11 V _{CC} Power Supply 12-13 P16-P17 Port 1, Pins 6,7 Input/Output | 5-7 | P04-P06 | Port 0, Pins 4,5,6 | Input/Output | |
| 11V _{CC} Power Supply12-13P16-P17Port 1, Pins 6,7Input/Output | 8-9 | P14-P15 | Port 1, Pins 4,5 | Input/Output | |
| 12-13 P16-P17 Port 1, Pins 6,7 Input/Output | 10 | P07 | Port 0, Pin 7 | Input/Output | |
| | 11 | V _{CC} | Power Supply | | |
| 14 XTAL2 Crystal Oscillator Output | 12-13 | P16-P17 | Port 1, Pins 6,7 | Input/Output | |
| | 14 | XTAL2 | Crystal Oscillator | Output | |






Figure 6. 40-Pin DIP Pin Configuration EPROM Mode

| Table 5. 40-Pin DIP Package Pin Identification EPROM Mode |
|---|
|---|

| Pin No | Symbol | Function | Direction |
|--------|-----------------|------------------------|--------------|
| 1 | NC | No Connection | |
| 2-4 | D5-D7 | Data 5,6,7 | Input/Output |
| 5-10 | NC | No Connection | |
| 11 | V _{CC} | Power Supply | |
| 12-14 | NC | No Connection | |
| 15 | CE | Chip Select Input | |
| 16 | OE | Output Enable | Input |
| 17 | EPM | EPROM Prog. Mode Input | |
| 18 | V _{PP} | Prog. Voltage Input | |
| 19-25 | NC | No Connection | |
| 26 | CLR | Clear Input | |
| 27 | CLK | Clock Input | |
| 28-29 | NC | No Connection | |
| | | | |

zilog ₁₂

| Pin No | Symbol | Function | Direction |
|--------|--------|----------------|--------------|
| 30 | /PGM | Prog. Mode | Input |
| 31 | GND | Ground | |
| 32-34 | NC | No Connection | |
| 35-39 | D0-D4 | Data 0,1,2,3,4 | Input/Output |
| 40 | NC | No Connection | |

Table 5. 40-Pin DIP Package Pin Identification EPROM Mode (Continued)






Figure 7. 44-Pin PLCC Pin Configuration EPROM Programming Mode

| D: 11 | • • • | | | | |
|--------|-----------------|------------------------|--------------|--|--|
| Pin No | Symbol | Function | Direction | | |
| 1-2 | GND | Ground | | | |
| 3-5 | NC | No Connection | | | |
| 6-10 | D0-D4 | Data 0,1,2,3,4 | Input/Output | | |
| 11-13 | NC | No Connection | | | |
| 14-16 | D5-D7 | Data 5,6,7 Input/Out | | | |
| 17-22 | NC | No Connection | | | |
| 23-24 | V _{CC} | Power Supply | | | |
| 25-27 | NC | No Connection | | | |
| 28 | CE | Chip Select Input | | | |
| 29 | OE | Output Enable Input | | | |
| 30 | EPM | EPROM Prog. Mode Input | | | |
| 31 | V _{PP} | Prog. Voltage Input | | | |

zilog ₁₅




Figure 8. 44-Pin LQFP Pin Configuration EPROM Programming Mode

| Pin No | Symbol | Function Direction | |
|--------|-----------------|------------------------|-------|
| 1-5 | NC | No Connection | |
| 6-7 | V _{CC} | Power Supply | |
| 8-10 | NC | No Connection | |
| 11 | CE | Chip Select | Input |
| 12 | OE | Output Enable | Input |
| 13 | EPM | EPROM Prog. Mode Input | |
| 14 | V _{PP} | Prog. Voltage Input | |
| 15-22 | NC | No Connection | |
| 23 | CLR | Clear Input | |
| 24 | CLK | Clock Input | |
| 25-26 | NC | No Connection | |
| 27 | /PGM | Prog. Mode Input | |
| 28-29 | GND | Ground | |
| 30-32 | NC | No Connection | |

Table 7. 44-Pin LQFP Pin Identification EPROM Programming Mode

zilog ₁₆

Table 7. 44-Pin LQFP Pin Identification EPROM Programming Mode (Continued)

| Pin No | Symbol | Function | Direction |
|--------|--------|----------------|--------------|
| 33-37 | D0-D4 | Data 0,1,2,3,4 | Input/Output |
| 38-40 | NC | No Connection | |
| 41-43 | D5-D7 | Data 5,6,7 | Input/Output |
| 44 | NC | No Connection | |

PS022901-0508

zilog | 17




Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration

| Pin No | No Symbol Function | | Direction | | |
|--------|--------------------|----------------------------------|--------------|--|--|
| 1-3 | P25-P27 | Port 2, Pins 5,6, Input/Out | | | |
| 4-7 | P04-P07 | Port 0, Pins 4,5,6,7 In/Output | | | |
| 8 | V _{CC} | Power Supply | | | |
| 9 | XTAL2 | Crystal Oscillator | Output | | |
| 10 | XTAL1 | Crystal Oscillator | Input | | |
| 11-13 | P31-P33 | Port 3, Pins 1,2,3 Input | | | |
| 14-15 | P34-P35 | Port 3, Pins 4,5 | Output | | |
| 16 | P37 | Port 3, Pin 7 Output | | | |
| 17 | P36 | Port 3, Pin 6 Output | | | |
| 18 | P30 | Port 3, Pin 0 Input | | | |
| 19-21 | P00-P02 | Port 0, Pins 0,1,2 | Input/Output | | |
| 22 | V _{SS} | Ground | | | |
| 23 | P03 | Port 0, Pin 3 Input/Out | | | |
| 24-28 | P20-P24 | Port 2, Pins 0,1,2,3,4 Input/Out | | | |

Table 8. 28-Pin DIP/SOIC/PLCC Pin Identification Standard Mode

Zilog²⁸

Table 13. DC Electrical Characteristics $T_A = 0$ °C to +70 °C, 12 MHz (Continued)

| No. | Symbol | Parameter | V _{cc} ¹ | Min | Мах | Units | Notes |
|-----|---|--|------------------------------|-----|-----|-------|-------|
| 4 | TwAS | AS Low Width | 3.5V | 55 | | ns | 2 |
| | | | 5.5V | 55 | | ns | 2 |
| 5 | TdAS(DS) | Address Float to DS Fall | 3.5V | 0 | | ns | |
| | | | 5.5V | 0 | | ns | |
| 6 | TwDSR | DS (Read) Low Width | 3.5V | 200 | | ns | 2,3 |
| | | | 5.5V | 200 | | ns | 2,3 |
| 7 | TwDSW | DS (Write) Low Width | 3.5V | 110 | | ns | 2,3 |
| | | | 5.5V | 110 | | ns | 2,3 |
| 8 | TdDSR(DR) | DS Fail to Read Data Req'd Valid | 3.5V | | 150 | ns | 2,3 |
| | | | 5.5V | | 150 | ns | 2,3 |
| 9 | ThDR(DS) Read Data to DS Rise Hold Time | 3.5V | 0 | | ns | 2 | |
| | | 5.5V | 0 | | ns | 2 | |
| 10 | TdDS(A) | Delay | 3.5V | 45 | | ns | 2 |
| | | | 5.5V | 55 | | ns | 2 |
| 11 | TdDS(AS) | $\overline{\text{DS}}$ Rise to $\overline{\text{AS}}$ Fall Delay | 3.5V | 30 | | ns | 2 |
| | | | 5.5V | 45 | | ns | 2 |
| 12 | TdR/W(AS) | R/W Valid to AS Rise Delay | 3.5V | 45 | | ns | 2 |
| | | | 5.5V | 45 | | ns | 2 |
| 13 | TdDS(R/W) | DS Rise to R/W Not Valid | 3.5V | 45 | | ns | 2 |
| | | | 5.5V | 45 | | ns | 2 |
| 14 | TdDW(DSW) | Write Data Valid to DS Fall (Write) | 3.5V | 55 | | ns | 2 |
| | | Delay | 5.5V | 55 | | ns | 2 |
| 15 | TdDS(DW) | DS Rise to Write Data Not Valid | 3.5V | 45 | | ns | 2 |
| | | Delay | 5.5V | 55 | | ns | 2 |
| 16 | TdA(DR) | Address Valid to Read Data Req'd | 3.5V | | 310 | ns | 2,3 |
| | | Valid | 5.5V | | 310 | ns | 2,3 |
| 17 | TdAS(DS) | $\overline{\text{AS}}$ Rise to $\overline{\text{DS}}$ Fall Delay | 3.5V | 65 | | ns | 2 |
| | | | 5.5V | 65 | | ns | 2 |

zilog[®] ₃

Table 18. Additional Timing Table (Divide by Two Mode) T_A = -40 °C to +105 °C (Continued)

| No | Symbol | Parameter | V _{cc} ¹ | Min | Max | Min | Max | Units | Conditions | Notes |
|----|--------|-------------------------------------|------------------------------|-----|-----|-----|-----|-------|------------|-------|
| 12 | Twdt | Watchdog Timer Delay Time Before | 3.5V | 7 | | 10 | | ms | D0 =0 | 8,9 |
| | | | 5.5V | 3.5 | | 5 | | ms | D1 = 0 | 5,11 |
| | | Timeout | 3.5V | 14 | | 20 | | ms | D0 =1 | 5,11 |
| | | | 5.5V | 7 | | 10 | | ms | D1 = 0 | 5,11 |
| | | | 3.5V | 28 | | 40 | | ms | D1 = 0 | 5,11 |
| | | | 5.5V | 14 | | 20 | | ms | D1 = 1 | 5,11 |
| | | | 3.5V | 112 | | 160 | | ms | D0 = 1 | 5,11 |
| | | | 5.5V | 56 | | 80 | | ms | D1 = 1 | 5,11 |

Notes

The V_{CC} voltage specification of 5.5 V guarantees 5.0 V ± 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

- 2. Timing Reference uses 0.7 VC0 for a logic 1 and 0.2 VGC for a logic 0.
- 3. SMR D1 = 0.
- 4. SMR-D5 = 1, POR STOP Mode Delay is on
- 5. Interrupt request via Port 3 (P31-P33)
- 6. Interrupt request via Port 3 (P30).
- 7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0
- 8. Reg. WDTMR.
- 9. Using internal RC.

Pin Functions

EPROM Programming Mode

D7-D0 Data Bus. The data can be read from or written to external memory through the data bus.

 V_{CC} Power Supply. This pin must supply 5 V during the EPROM read mode and 6 V during other modes.

CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

OE Output Enable (active Low). This pin drives the direction of the Data Bus. When this pin is Low, the Data Bus is output, when High, the Data Bus is input.

EPM EPROM Program Mode. This pin controls the different EPROM Program Mode by applying different voltages.

 V_{PP} Program Voltage. This pin supplies the program voltage.

PGM Program Mode (active Low). When this pin is Low, the data is programmed to the EPROM through the Data Bus.

zilog .

and P32 with reference to the voltage on P33. The analog function is enabled by setting the D1 of Port 3 Mode Register (P3M). The comparator output can be outputted from P34 and P37, respectively, by setting PCON register Bit D0 to 1 state. For the interrupt function, P30 and P33 are falling edge triggered interrupt inputs. P31 and P32 can be programmed as falling, rising or both edges triggered interrupt inputs (see Figure 21). Access to Counter/Timer 1 is made through P31 (T_{IN}) and P36 (T_{OUT}). Handshake tines for Port 0, Port 1, and Port 2 are also available on Port 3 (see Table 19).

Note: When enabling or disabling analog mode, the following is recommended:

- 1. Allow two NOP decays before reading this comparator output.
- 2. Disable global interrupts, switch to analog mode, clear interrupts, and then re-enable interrupts.
- 3. IRQ register bits 3 to 0 must be cleared after enabling analog mode.
- **Note:** P33-P30 differs from the Z86C33/C43/233/243 in that there is no clamping diode to V_{CC} due to the EPROM high-voltage circuits. Exceeding the V_{IH} maximum specification during standard operating mode may cause the device to enter EPROM mode.

>

>

Zilog 46

Functional Description

>

>

The MCU incorporates the following special functions to enhance the standard Z8 architecture to provide the user with increased design flexibility.


RESET. The device is reset in one of three ways:

- 1. Power-On Reset
- 2. Watchdog Timer
- 3. Stop Mode Recovery Source
- **Note:** Having the Auto Power-On Reset circuitry built-in, the MCU does not need to be connected to an external power-on reset circuit. The reset time is T_{POR} . The MCU does not re-initialize WDTMR, SMR, P2M, and P3M registers to their reset values on a Stop Mode Recovery operation.
 - **Note:** The device V_{CC} must rise up to the operating V_{CC} specification before the T_{POR} expires.

Program Memory. The MCU can address up to 4/8/16 KB of Internal Program Memory (see Figure 22). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM mode, byte 12 (000Ch) to address 4095 (0FFFh)/8191 (1FFFh)/16384 (3FFFh), consists of programmable EPROM. After reset, the program counter points at the address 000Ch, which is the starting address of the user program.

In ROMless mode, the Z86E43/743/E44 can address up to 64 KB of External Program Memory. The ROM/ROMless option is only available on the 44-pin devices.

Zilog[®] 47



(Z86E43/743/E44 Only)

Figure 22. Program Memory Map

EPROM Protect. When in ROM Protect Mode, and executing out of External Program Memory, instructions LDC, LDCI, LDE, and LDEI cannot read Internal Program Memory.

When in EPROM Protect Mode and executing out of Internal Program Memory, instructions LDC, LDCI, LDE, and LDEI can read Internal Program Memory.

Data Memory (DM). In ROM Mode, the Z86E43/743/E44 can address up to 60156/48 KB of external data memory beginning at location 4096/8192/16384. In ROMless mode, the Z86E43/743/E44 can address up to 64 KB of data memory. External data memory may be included with, or separated from, the external program memory space. \overline{DM} , an optional I/0 function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 23). The state of the \overline{DM} signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM (\overline{DM} inactive) memory, and an LDE instruction references data (\overline{DM} active Low) memory.

zilog

RAM Protect. The upper portion of the RAM's address spaces 80h to EFh (excluding the control registers) can be protected from reading and writing. This option can be selected during the EPROM Programming Mode. After this option is selected, the user can activate this feature from the internal EPROM. D6 of the IMR control register (R251) is used to turn off/on the RAM protect by loading a 0 or 1, respectively. A "1" in D6 indicates RAM Protect enabled.

Stack. The Z86E43/743/E44 external data memory or the internal register file can be used for the stack. The 16-bit Stack Pointer (R254-R255) is used for the external stack, which can reside anywhere in the data memory for ROMless mode, but only from 4096/8192/16384 to 65535 in ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack on the Z8 that resides within the 236 general-purpose registers (R4-R239). SPH (R254) can be used as a general-purpose register when using internal stack only. R254 and R255 are set to 00H after any reset or Stop Mode Recovery.

Counter/Timers. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The Ti prescaler is driven by internal or external clock sources; however, the TO prescaler is driven by the internal clock only (see Figure 27).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256), that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching one (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 serves as a timer output (T_{OUT}) through which T0, T1, or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.

zilog

Comparator Output Port 3 (D0). Bit 0 controls the comparator output in Port 3. A "1" in this location brings the comparator outputs to P34 and P37, and a "0" releases the Port to its standard I/O configuration. The default value is 0.

Port 1 Open-Drain (D1). Port 1 can be configured as an open-drain by resetting this bit (D1=0) or configured as push-pull active by setting this bit (D1=1). The default value is 1.

Port 0 Open-Drain (D2). Port 0 can be configured as an open-drain by resetting this bit (D2=0) or configured as push-pull active by setting this bit (D2=1). The default value is 1.

Low EMI Port 0 (D3). Port 0 can be configured as a Low EMI Port by resetting this bit (D3=0) or configured as a Standard Port by setting this bit (D3=1). The default value is 1.

Low EMI Port 1 (D4). Port 1 can be configured as a Low EMI Port by resetting this bit (D4=0) or configured as a Standard Port by setting this bit (D4=1). The default value is 1.

Note: The emulator does not support Port 1 low EMI mode and must be set D4 = 1.

Low EMI Port 2 (D5). Port 2 can be configured as a Low EMI Port by resetting this bit (D5=0) or configured as a Standard Port by setting this bit (D5=1). The default value is 1.

Low EMI Port 3 (D6). Port 3 can be configured as a Low EMI Port by resetting this bit (D6=0) or configured as a Standard Port by setting this bit (D6=1). The default value is 1.

Low EMI OSC (D7). This bit of the PCON Register controls the low EMI noise oscillator. A "1" in this location configures the oscillator with standard drive. While a "0" configures the oscillator with low noise drive, however, it does not affect the relationship of SCLK and XTAL. The low EMI mode will reduce the drive of the oscillator (OSC). The default value is 1.

Note: 4 *MHz* is the maximum external clock frequency when running in the low EMI oscillator mode.

Stop-Mode Recovery Register (SMR). This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 31). All bits are Write Only except bit 7 which is a Read Only. Bit 7 is a flag bit that is hardware set on the condition of STOP Recovery and reset by a power-on cycle. Bit 6 controls whether a low or high level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4 of the SMR register specify the Stop Mode Recovery Source. The SMR is located in Bank F of the Expanded Register File at address 0BH.


>


>

zilog[®] ₆₀

from STOP mode when programmed as analog inputs. When the Stop Mode Recovery sources are selected in this register then SMR2 register bits D0, D1 must be set to zero.

Note: *If the Port 2 pin is configured as an output, this output level will be read by the SMR circuitry.*





Zilog

Reset and initially enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT is driven either by an on-board RC oscillator or an external oscillator from XTAL1 pin. The POR clock source is selected with bit 4 of the WDT register.

Note: *Execution of the WDT instruction affects the Z (Zero), S (Sign), and V (Overflow) flags.*

WDT Time-Out Period (D0 and D1). Bits 0 and 1 control a tap circuit that determines the time-out periods that can be obtained (Table 23). The default value of DO and Dl are 1 and 0, respectively.

| | DO | OSC | Time-out of the System Clock |
|---|----|--------------------|---------------------------------|
| 0 | 0 | 5 ms | 128 SCLK |
| 0 | 1 | 10 ms ¹ | 256 SCLK ¹ |
| 1 | 0 | 20 ms | 512 SCLK |
| 1 | 1 | 80 ms | 2048 SCLK |

Table 23. Time-out Period of WDT


>

WDT During HALT Mode (D2). This bit determines whether or not the WDT is active during HALT Mode. A "1" indicates that the WDT is active during HALT. A "0" disables the WDT in HALT Mode. The default value is "1 ". WDT During STOP Mode (D3). This bit determines whether or not the WDT is active during STOP mode. A "1" indicates active during STOP. A "0" disables the WDT during STOP Mode. This is applicable only when the WDT clock source is the internal RC oscillator.

Clock Source For WDT (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1, and the WDT is stopped in STOP Mode. The default configuration of this bit is 0, which selects the RC oscillator.

Permanent WDT. When this feature is enabled, the WDT is enabled after reset and will operate in Run and HALT Mode. The control bits in the WDTMR do not affect the WDT operation. If the clock source of the WDT is the internal RC oscillator, then the WDT will run in STOP mode. If the clock source of the WDT is the XTAL1 pin, then the WDT will not run in STOP mode.

Zilog ₆₇




Note: Note used in conjunction with SMR2 Source

* Default setting after RESET

** Default setting after RESET and STOP-Mode Recovery

Figure 37. Stop Mode Recovery Register (Write Only Except Bit D7, Which is Read Only)












Figure 59. 28-Pin SOIC Package Diagram