

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	28
Core Size	8-Bit
Speed	12MHz
Connectivity	EBI/EMI
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8674312vsc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **z**ilog<sup>°</sup>

### Warning: DO NOT USE IN LIFE SUPPORT

#### LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

#### As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

#### **Document Disclaimer**

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.



ISO 9001:2000 FS 507510 Zilog products are designed and manufactured under an ISO registered 9001:2000 Quality Management System. For more details, please visit www.zilog.com/quality.

# zilog<sup>°</sup> <sub>iv</sub>

### **Table of Contents**

Architectural Overview 1   Features 1
Functional Block Diagram 3
Pin Description
Electrical Characteristics
Absolute Maximum Ratings
Standard Test Conditions
Capacitance
DC Electrical Characteristics
Handshake Timing Diagrams
Pin Functions
EPROM Programming Mode 37
Application Precaution
Standard Mode
Functional Description 46
Package Information
Ordering Information
Customer Support

### CMOS Z8<sup>®</sup> OTP Microcontrollers Product Specification Zilog <sub>3</sub>

On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC, RC, or External Clock Drive

### **Functional Block Diagram**

•

(E43/743/E44 Only) Output Input XTAL AS DS R/W RESET  $V_{CC}$ GND Machine Port 3 Timing & Inst. ĴĹ Control RESET Counter/ WDT, POR ALU TimerS (2) OTP FLAGS Interrupt Control Register Pointer Two Analog Program Comparators Counter **Register File** 7 Port 1 Port 2 Port 0 I/O Address or I/O Address/Data or I/O (Bit Programmable) (Nibble Programmable) (Byte Programmable) ((E43/743/E44 Only)

Figure 1 displays the functional block diagram.

Figure 1. Functional Block Diagram

# zilog 4




Figure 2. EPROM Programming Block Diagram

zilog |<sub>9</sub>




Figure 5. 44-Pin LQFP Pin Configuration Standard Mode

Table 4. 44-Pin LQFP Pin Identification


Pin No	Symbol	Function	Direction
1-2	P05-P06	Port 0, Pins 5,6	Input/Output
3-4	P14-P15	Port 1, Pins 4,5	Input/Output
5	P07	Port 0, Pin 7	Input/Output
6-7	V <sub>CC</sub>	Power Supply	
8-9	P16-P17	Port 1, Pins 6,7	Input/Output
10	XTAL2	Crystal Oscillator	Output
11	XTAL1	Crystal Oscillator	Input
12-14	P31-P33	Port 3, Pins 1,2,3	Input
15	P34	Port 3, Pin 4	Output
16	AS	Address Strobe	Output
17	R//RL	ROM/ROMless select	Input


# zilog <sub>12</sub>

Pin No Symbol		Function	Direction
30	/PGM	Prog. Mode	Input
31	GND	Ground	
32-34	NC	No Connection	
35-39	D0-D4	Data 0,1,2,3,4	Input/Output
40	NC	No Connection	

#### Table 5. 40-Pin DIP Package Pin Identification EPROM Mode (Continued)











Figure 11. EPROM Programming Mode 28-Pin DIP/SOIC Pin Configuration







Pin #	Symbol	Function	Direction	
1-3	D5-D7	Data 5,6,7	Input/Output	
4-7	NC	No Connection		
8	V <sub>CC</sub> Power Supply			
9	NC	No connection		
10	0 CE Chip Select			
11	OE	Output Enable	Input	
12	EPM	EPROM Prog. Mode	Input	
13	V <sub>PP</sub>	Prog. Voltage	Input	
14-18	NC	No Connection		
19	CLR	Clear		
20	CLK	Clock		
21 /PGM Prog.		Prog. Mode	Input	
22	V <sub>SS</sub>	Ground		
23	NC	No Connection		
24-28	D0-D4	Data 0,1,2,3,4	Input/Output	

Table 9	. 28-Pin	EPROM	Pin	Identification	EPROM Mode
---------	----------	-------	-----	----------------	------------

## Zilog<sup>°</sup> 29

#### Table 13. DC Electrical Characteristics $T_A = 0$ °C to +70 °C, 12 MHz (Continued)

No.	Symbol	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	Units	Notes
18	TdDM(AS)	DM Valid to AS Rise Delay	3.5V	35		ns	2
			5.5V	35		ns	2
19	ThDS(AS)	DS Valid to Address Valid Hold Time	3.5V	35		ns	2
			5.5V	35		ns	2

#### Notes

1. The V<sub>CC</sub> voltage specification of 5.5 V guarantees 5.0 V  $\pm$  0.5 V and the V<sub>CC</sub> voltage specification of 3.5 V guarantees only 3.5 V.

- 2. Timing numbers given are for minimum TpC.
- 3. When using extended memory timing, add 2 TpC

Standard Test Load All timing references use 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.

#### Table 14. DC Electrical Characteristics $T_A = -40$ °C to +105 °C, 12 MHz

No.	Symbol	Parameter	V <sub>cc</sub> <sup>1</sup>	Min	Мах	Units	Notes
1	TdA(AS)	Address Valid to $\overline{\text{AS}}$ Rise Delay	4.5V	35		ns	2
			5.5V	35		ns	2
2	TdAS(A)	AS Rise to Address Float Delay	4.5V	45		ns	2
			5.5V	45		ns	2
3	TdAS(DR)	AS Rise to Read Data Req'd Valid	4.5V		250	ns	2,3
			5.5V		250	ns	2,3
4	TwAS	AS Low Width	4.5V	55		ns	2
			5.5V	55		ns	2
5	TdAS(DS)	Address Float to DS Fall	4.5V	0		ns	
			5.5V	0		ns	
6	TwDSR	DS (Read) Low Width	4.5V	200		ns	2,3
			5.5V	200		ns	2,3
7	TwDSW	DS (Write) Low Width	4.5V	110		ns	2,3
			5.5V	110		ns	2,3
8	TdDSR(DR)	DS Fail to Read Data Req'd Valid	4.5V		150	ns	2,3
			5.5V		150	ns	2,3
9	ThDR(DS)	Read Data to DS Rise Hold Time	4.5V	0		ns	2
			5.5V	0		ns	2

Zilog<sup>®</sup> <sub>30</sub>

TdDS(A) TdDS(AS)	DSRise to Address ActiveDelayDSRise to ASFall Delay	4.5V 5.5V 4.5V	45 55		ns	2	
TdDS(AS)			55				
TdDS(AS)	$\overline{\text{DS}}$ Rise to $\overline{\text{AS}}$ Fall Delay	4 E\/			ns	2	
		4.5V	45		ns	2	
		5.5V	45		ns	2	
TdR/W(AS)	$R/\overline{W}$ Valid to $\overline{AS}$ Rise Delay	4.5V	45		ns	2	
		5.5V	45		ns	2	
TdDS(R/W)	DS Rise to R/W Not Valid	4.5V	45		ns	2	
		5.5V	45		ns	2	
TdDW(DSW) Write Data Valid to DS Fall (Write Delay	Write Data Valid to $\overline{\text{DS}}$ Fall (Write)	4.5V	55		ns	2	
	Delay	5.5V	55		ns	2	
TdDS(DW)	DS Rise to Write Data Not Valid	4.5V	55		ns	2	
	Delay	5.5V	55		ns	2	
TdA(DR)	Address Valid to Read Data Req'd	4.5V		310	ns	2,3	
	Valid	5.5V		310	ns	ns 2 ns 2,3 ns 2,3 ns 2,3 ns 2,3	
TdAS(DS)	AS Rise to DS Fall Delay	4.5V	65		ns	2	
		5.5V	65		ns	2	
TdDM(AS)	DM Valid to AS Rise Delay	4.5V	35		ns	2	
		5.5V	35		ns	2	
ThDS(AS)	DS Valid to Address Valid Hold Time	4.5V	35		ns	2	
		5.5V	35		ns	2	
-	TdDS(R/W) TdDW(DSW) TdDS(DW) TdA(DR) TdAS(DS) TdDM(AS)	TdDS(R/W) DS Rise to R/W Not Valid   TdDW(DSW) Write Data Valid to DS Fall (Write) Delay   TdDS(DW) DS Rise to Write Data Not Valid Delay   TdDS(DW) DS Rise to Write Data Not Valid Delay   TdA(DR) Address Valid to Read Data Req'd Valid   TdAS(DS) AS Rise to DS Fall Delay   TdDM(AS) DM Valid to AS Rise Delay	5.5VTdDS(R/W)DS Rise to R/W Not Valid4.5VTdDW(DSW)Write Data Valid to DS Fall (Write) Delay4.5VTdDS(DW)DS Rise to Write Data Not Valid Delay4.5VTdDS(DW)DS Rise to Write Data Not Valid Delay4.5VTdA(DR)Address Valid to Read Data Req'd Valid4.5VTdAS(DS)AS Rise to DS Fall Delay4.5VTdDM(AS)DM Valid to AS Rise Delay4.5VThDS(AS)DS Valid to Address Valid Hold Time4.5V	$\overline{IdDS(R/W)}$ $\overline{DS}$ Rise to R/W Not Valid $\overline{4.5V}$ $45$ $\overline{IdDS(R/W)}$ $\overline{DS}$ Rise to R/W Not Valid $4.5V$ $45$ $\overline{IdDW(DSW)}$ Write Data Valid to $\overline{DS}$ Fall (Write) Delay $4.5V$ $55$ $\overline{IdDS(DW)}$ $\overline{DS}$ Rise to Write Data Not Valid Delay $4.5V$ $55$ $\overline{IdDS(DW)}$ $\overline{DS}$ Rise to Write Data Not Valid Delay $4.5V$ $55$ $\overline{IdA(DR)}$ $\overline{Address}$ Valid to Read Data Req'd Valid $4.5V$ $55$ $\overline{IdAS(DS)}$ $\overline{AS}$ Rise to $\overline{DS}$ Fall Delay $4.5V$ $65$ $\overline{IdDM(AS)}$ $\overline{DM}$ Valid to $\overline{AS}$ Rise Delay $4.5V$ $35$ $\overline{InDS(AS)}$ $\overline{DS}$ Valid to Address Valid Hold Time $4.5V$ $35$	$\overline{\text{TdDS}(\text{R/W})}$ $\overline{\text{DS}}$ Rise to R/W Not Valid $\overline{4.5V}$ $45$ $\overline{\text{TdDW}(\text{DSW})}$ Write Data Valid to $\overline{\text{DS}}$ Fall (Write) Delay $4.5V$ $55$ $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{DS}}$ Rise to Write Data Not Valid Delay $4.5V$ $55$ $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{DS}}$ Rise to Write Data Not Valid Delay $4.5V$ $55$ $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{DS}}$ Rise to Write Data Not Valid Delay $4.5V$ $55$ $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{Address Valid to Read Data Req'd}}$ $4.5V$ $310$ $\overline{\text{TdA}(\text{DR})}$ $\overline{\text{Address Valid to Read Data Req'd}}$ $4.5V$ $310$ $\overline{\text{TdAS}(\text{DS})}$ $\overline{\text{AS}}$ Rise to $\overline{\text{DS}}$ Fall Delay $4.5V$ $65$ $\overline{\text{TdDM}(\text{AS})}$ $\overline{\text{DM}}$ Valid to $\overline{\text{AS}}$ Rise Delay $4.5V$ $35$ $\overline{\text{ThDS}(\text{AS})}$ $\overline{\text{DS}}$ Valid to Address Valid Hold Time} $4.5V$ $35$	TdDS(R/W)DS Rise to R/W Not Valid $5.5V$ $45$ nsTdDS(R/W)DS Rise to R/W Not Valid $4.5V$ $45$ ns $5.5V$ $45$ nsTdDW(DSW)Write Data Valid to DS Fall (Write) Delay $4.5V$ $55$ nsTdDS(DW)DS Rise to Write Data Not Valid Delay $4.5V$ $55$ nsTdDS(DW)DS Rise to Write Data Not Valid Delay $4.5V$ $55$ nsTdA(DR)Address Valid to Read Data Req'd 	

#### Table 14. DC Electrical Characteristics $T_A = -40$ °C to +105 °C, 12 MHz (Continued)

#### Notes

1. The V<sub>CC</sub> voltage specification of 5.5 V guarantees 5.0 V  $\pm$  0.5 V and the V<sub>CC</sub> voltage specification of 3.5 V guarantees only 3.5 V.

2. Timing numbers given are for minimum TpC.


3. When using extended memory timing, add 2 TpC.

Standard Test Load

All timing references use 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.





### Handshake Timing Diagrams






Figure 17. Output Handshake Timing

Table 17. Additional Timing Table (Divide by Two Mode) $T_A$	= 0 °C to +70 °C
--	------------------

No	Symbol	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	Min	Max	Units Conditions	Notes
1	ТрС	Input Clock Period	3.5V	62.5	DC	250	DC	ns	2,6,4
			5.5V	62.5	DC	250	DC	ns	2,6,4
2	TrC,TfC	Clock Input Rise &	3.5V		15		25	ns	2,6,4
	Fall Times	5.5V		15		25	ns	2,6,4	
3	TwC	Input Clock Width	3.5V	31		31		ns	2,6,4
			5.5V	31		31		ns	2,6,4

## Zilog <sub>35</sub>

No	Symbol	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	Min	Max	Units	Conditions	Notes
4	TwTinL	Timer Input Low Width	3.5V	70		70		ns		2,6,4
			5.5V	70		70		ns		2,6,4
5	TwTinH	Timer Input High	3.5V	5TpC		5TpC				2,6,4
		Width	5.5V	5TpC		5TpC				2,6,4
6	TpTin	Timer Input Period	3.5V	8TpC		8TpC				2,6,4
			5.5V	8TpC		8TpC				2,6,4
7	TrTin,	Timer Input Rise & Fall Timer	3.5V		100		100	ns		2,6,4
	TfTin		5.5V		100		100	ns		2,6,4
8A	TwIL	Int. Request Low Time	3.5V	70		70		ns		2,6,4,5
			5.5V	70		70		ns		2,6,4,5
8B	TwIL	Int. Request Low	3.5V	5TpC		5TpC				2,6,4,5
		Time	5.5V	5TpC		5TpC				2,6,4,5
9	TwlH	Int. Request Input High Time	3.5V	5TpC		5TpC				2,6,4,5
			5.5V	5TpC		5TpC				2,6,4,5
10	Twsm	Stop Mode Recovery Width Spec	3.5V	12		12		ns		6,7
			5.5V	12		12		ns		6,7
11	Tost	Oscillator Startup	3.5V		5TpC		5TpC			6,7
		Time	5.5V		5TpC		5TpC			6,7
12	Twdt	Watchdog Timer	3.5V	7		10		ms	D0 =0	8,9
		Delay Time Before Timeout	5.5V	3.5		5		ms	D1 = 0	5,11
			3.5V	14		20		ms	D0 =1	5,11
			5.5V	7		10		ms	D1 = 0	5,11
			3.5V	28		40		ms	D1 = 0	5,11
			5.5V	14		20		ms	D1 = 1	5,11
			3.5V	112		160		ms	D0 = 1	5,11
			5.5V	56		80		ms	D1 = 1	5,11
-										

Table 17. Additional Timing Table (Divide by Two Mode)  $T_A = 0 \degree C$  to +70  $\degree C$  (Continued)

Notes

1. The V<sub>CC</sub> voltage specification of 5.5 V guarantees 5.0 V  $\pm$  0.5 V and the V<sub>CC</sub> voltage specification of 3.5 V guarantees only 3.5 V.

2. Timing Reference uses 0.7 VC0 for a logic 1 and 0.2 VGC for a logic 0.

3. SMR D1 = 0.

4. SMR-D5 = 1, POR STOP Mode Delay is on

- 5. Interrupt request via Port 3 (P31-P33)
- 6. Interrupt request via Port 3 (P30).

7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0

8. Reg. WDTMR.

9. Using internal RC.

zilog

CLR Clear (active High). This pin resets the internal address counter at the High Level.

**CLK** Address Clock. This pin is a clock input. The internal address counter increases by one for each clock cycle.

#### **Application Precaution**

The production test-mode environment may be enabled accidentally during normal operation if excessive noise surges above  $V_{CC}$  occur on pins P31 and RESET.

In addition, processor operation of Z8 OTP devices may be affected by excessive noise surges on the  $V_{PP}$  EPM,  $\overline{OE}$  pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP mode include the following:

- Using a clamping diode to V<sub>CC</sub>
- Adding a capacitor to the affected pin
- Enable EPROM/Test Mode Disable OTP option bit.

#### Standard Mode

**XTAL** Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, RC network, or external single-phase clock to the on-chip oscillator input.

**XTAL2** Crystal 2 (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network to the on-chip oscillator output.

 $\mathbf{R}/\overline{\mathbf{W}}$  Read/Write (output, write Low). The  $\mathbf{R}/\overline{\mathbf{W}}$  signal is Low when the CCP is writing to the external program or data memory (Z86E43/743/E44 only).

**RESET** Reset (input, active Low). Reset will initialize the MCU. Reset is accomplished either through Power-On, Watchdog Timer reset, Stop Mode Recovery, or external reset. During Power-On Reset and Watchdog Timer Reset, the internally generated reset drives the reset pin low for the POR time. Any devices driving the reset line must be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. After the POR time, RESET is a Schmitt-triggered input. (RESET is available on Z86E43/743/E44 only.)

To avoid asynchronous and noisy reset problems, the Z86E43/743/E44 is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer. During the reset cycle,  $\overline{\text{DS}}$  is held active Low while  $\overline{\text{AS}}$  cycles at a rate of TpC/2. Program execution begins at location 000CH, 5-10 TpC cycles after  $\overline{\text{RESET}}$  is released. For Power-On Reset, the reset output time is 5 ms.

zilog

Pin	I/O	CTC1	Analog	Interrup	t P0 HS	P1 HS	P2 HS	Ext
P30	IN			IRQ3				
P31	IN	T <sub>IN</sub>	AN1	IRQ2		D/R		
P32	IN		AN2	IRQ0	D/R			
P33	IN		REF	IRQ1		D/R		
P34	OUT		AN1-Out			R/D		DM
P35	OUT				R/D			
P36	OUT	T <sub>OUT</sub>				R/D		
P37	OUT		An2-Out					

#### Table 19. Port 3 Pin Assignments

**Comparator Inputs**. Port 3, P31, and P32, each have a comparator front end. The comparator reference voltage P33 is common to both comparators. In analog mode, P31 and P32 are the positive input of the comparators and P33 is the reference voltage of the comparators.

**Auto Latch**. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33-P31) that are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. Auto Latches are available on Port 0, Port 1, Port 2, and P30. There are no Auto Latches on P31, P32, and P33.

**Low EMI Emission**. The Z86E43/743/E44 can be programmed to operate in a low EMI Emission Mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 Ohms (typical).
- Low EMI Oscillator.
- Internal SCLK/TCLK= XTAL operation limited to a maximum of 4 MHz 250 ns cycle time, when Low EMI Oscillator is selected.

Note: For emulation only: Do not set the emulator to emulate Port 1 in low EMI mode. Port 1 must always be configured in Standard Mode.

zilog

RAM Protect. The upper portion of the RAM's address spaces 80h to EFh (excluding the control registers) can be protected from reading and writing. This option can be selected during the EPROM Programming Mode. After this option is selected, the user can activate this feature from the internal EPROM. D6 of the IMR control register (R251) is used to turn off/on the RAM protect by loading a 0 or 1, respectively. A "1" in D6 indicates RAM Protect enabled.

**Stack**. The Z86E43/743/E44 external data memory or the internal register file can be used for the stack. The 16-bit Stack Pointer (R254-R255) is used for the external stack, which can reside anywhere in the data memory for ROMless mode, but only from 4096/8192/16384 to 65535 in ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack on the Z8 that resides within the 236 general-purpose registers (R4-R239). SPH (R254) can be used as a general-purpose register when using internal stack only. R254 and R255 are set to 00H after any reset or Stop Mode Recovery.


**Counter/Timers**. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The Ti prescaler is driven by internal or external clock sources; however, the TO prescaler is driven by the internal clock only (see Figure 27).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256), that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching one (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 serves as a timer output ( $T_{OUT}$ ) through which T0, T1, or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.

zilog



#### Figure 29. Oscillator Configuration

**Power-On Reset (POR)**. A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows  $V_{CC}$  and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power fail to Power OK status
- 2. Stop Mode Recovery (if D5 of SMR=0)
- 3. WDT time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP mode Register (SMR) determines whether the POR timer is by-passed after Stop Mode Recovery (typical for an external clock and RC/LC oscillators with fast start up times).

**HALT**. Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT. In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, you must execute a NOP (Opcode = FFh) immediately before the appropriate sleep instruction, that is:

## Zilog<sup>®</sup> <sub>64</sub>





Figure 34. Resets and WDT

Auto Reset Voltage. An on-board Voltage Comparator checks that  $V_{CC}$  is at the required level to ensure correct operation of the device. Reset is globally driven if  $V_{CC}$  is below VLV (Figure 35).



### **Z8 Control Register Diagrams**


### **Ordering Information**




\* Default Setting After Reset † Must be set to "1" for Z86E33/733/E34

Figure 36. Port Configuration Register (PCON) (Write Only)












Zilog<sup>®</sup> <sub>74</sub>








Figure 50. Interrupt Request Register (FA<sub>h</sub>: Read/Write)