

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	EBI/EMI
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z86e3312psc">https://www.e-xfl.com/product-detail/zilog/z86e3312psc</a>

# Table of Contents

<b>Architectural Overview</b> .....	<b>1</b>
Features .....	1
Functional Block Diagram .....	3
<b>Pin Description</b> .....	<b>5</b>
<b>Electrical Characteristics</b> .....	<b>20</b>
Absolute Maximum Ratings .....	20
Standard Test Conditions .....	21
Capacitance .....	21
DC Electrical Characteristics .....	22
Handshake Timing Diagrams .....	34
Pin Functions .....	37
EPROM Programming Mode .....	37
Application Precaution .....	38
Standard Mode .....	38
Functional Description .....	46
Package Information .....	77
Ordering Information .....	79
<b>Customer Support</b> .....	<b>80</b>

**Table 1. Z86E33/733/E34, E43/743/E44 Features (Continued)**

Device	ROM (KB)	RAM <sup>1</sup> (Bytes)	I/O Lines	Speed (MHz)
Z86E44	16	236	32	12

<sup>1</sup>General-Purpose

- Standard Temperature ( $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ )
- Extended Temperature ( $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ )
- Available Packages:
  - 28-Pin DIP/SOIC/PLCC OTP (E33/733/E34)
  - 40-Pin DIP OTP (E43/743/E44)
  - 44-Pin PLCC/LQFP OTP (E43/743/E44)
- Software Enabled Watchdog Timer (WDT)
- Push-Pull/Open-Drain Programmable on Port 0, Port 1, and Port 2
- 24/32 Input/Output Lines
- Clock-Free WDT Reset
- Auto Power-On Reset (POR)
- Programmable OTP Options:
  - RC Oscillator
  - EPROM Protect
  - Auto Latch Disable
  - Permanently Enabled WDT
  - Crystal Oscillator Feedback Resistor Disable
  - RAM Protect
- Low-Power Consumption: 60 mW
- Fast Instruction Pointer: 0.75  $\mu\text{s}$
- Two Standby Modes: STOP and HALT
- Digital Inputs CMOS Levels, Schmitt-Triggered
- Software Programmable Low EMI Mode
- Two Programmable 8-Bit Counter/Timers Each with a 6-Bit Programmable Prescaler
- Six Vectored, Priority Interrupts from Six Different Sources
- Two Comparators

# Pin Description




Figure 3. 40-Pin DIP Pin Configuration Standard Mode

Table 2. 40-Pin DIP Pin Identification Standard Mode

Pin No	Symbol	Function	Direction
1	$\overline{R/W}$	Read/Write	Output
2-4	P25-P27	Port 2, Pins 5,6,7	Input/Output
5-7	P04-P06	Port 0, Pins 4,5,6	Input/Output
8-9	P14-P15	Port 1, Pins 4,5	Input/Output
10	P07	Port 0, Pin 7	Input/Output
11	$V_{CC}$	Power Supply	
12-13	P16-P17	Port 1, Pins 6,7	Input/Output
14	XTAL2	Crystal Oscillator	Output




Figure 7. 44-Pin PLCC Pin Configuration EPROM Programming Mode

Table 6. 44-Pin PLCC Pin Configuration EPROM Programming Mode

Pin No	Symbol	Function	Direction
1-2	GND	Ground	
3-5	NC	No Connection	
6-10	D0-D4	Data 0,1,2,3,4	Input/Output
11-13	NC	No Connection	
14-16	D5-D7	Data 5,6,7	Input/Output
17-22	NC	No Connection	
23-24	V <sub>CC</sub>	Power Supply	
25-27	NC	No Connection	
28	CE	Chip Select	Input
29	OE	Output Enable	Input
30	EPM	EPROM Prog. Mode	Input
31	V <sub>PP</sub>	Prog. Voltage	Input




Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration

Table 8. 28-Pin DIP/SOIC/PLCC Pin Identification Standard Mode

Pin No	Symbol	Function	Direction
1-3	P25-P27	Port 2, Pins 5,6,	Input/Output
4-7	P04-P07	Port 0, Pins 4,5,6,7	In/Output
8	V <sub>CC</sub>	Power Supply	
9	XTAL2	Crystal Oscillator	Output
10	XTAL1	Crystal Oscillator	Input
11-13	P31-P33	Port 3, Pins 1,2,3	Input
14-15	P34-P35	Port 3, Pins 4,5	Output
16	P37	Port 3, Pin 7	Output
17	P36	Port 3, Pin 6	Output
18	P30	Port 3, Pin 0	Input
19-21	P00-P02	Port 0, Pins 0,1,2	Input/Output
22	V <sub>SS</sub>	Ground	
23	P03	Port 0, Pin 3	Input/Output
24-28	P20-P24	Port 2, Pins 0,1,2,3,4	Input/Output

Table 11. DC Electrical Characteristics  $T_A = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$  (Continued)

Symbol	Parameter	$V_{CC}^1$	Min	Max	Typical @ 25°C	Units	Conditions	Notes
$V_{\text{OFFSET}}$	Comparator Input Offset Voltage	3.5V		25	10	mV		
		5.5V		25	10	mV		
$V_{\text{ICR}}$	Input Common Mode Voltage Range	3.5V	0	$V_{CC}-1.0\text{V}$		V		4
		5.5V	0	$V_{CC}-1.0\text{V}$		V		4
$I_{\text{IL}}$	Input Leakage	3.5V	-1	2	0.032	$\mu\text{A}$	$V_{\text{IN}} = 0\text{V}, V_{\text{CC}}$	
		5.5V	-1	2	0.032	$\mu\text{A}$	$V_{\text{IN}} = 0\text{V}, V_{\text{CC}}$	
$I_{\text{OL}}$	Output Leakage	3.5V	-1	2	0.032	$\mu\text{A}$	$V_{\text{IN}} = 0\text{V}, V_{\text{CC}}$	
		5.5V	-1	2	0.032	$\mu\text{A}$	$V_{\text{IN}} = 0\text{V}, V_{\text{CC}}$	
$I_{\text{IR}}$	Reset Input Current	3.5V	-20	-130	-65	$\mu\text{A}$		
		5.5V	-20	-180	-112	$\mu\text{A}$		
$I_{\text{CC}}$	Supply Current	3.5V		15	5	mA	@ 12 MHz	5,6
		5.5V		20	15	mA	@ 12 MHz	5,6
$I_{\text{CC1}}$	Standby Current HALT Mode	3.5V		4	2	mA	$V_{\text{IN}} = 0\text{V}, V_{\text{CC}}$	5,6
		5.5V		6	4	mA	@ 12 MHz	5,6
		3.5V		3	1.5	mA	Clock Divide by	5,6
		5.5V		5	3	mA	16 @ 12 MHz	5,6
$I_{\text{CC2}}$	Standby Current STOP Mode	3.5V		10	2	$\mu\text{A}$	$V_{\text{IN}} = 0\text{V}, V_{\text{CC}}$	7,8,9
		5.5V		10	3	$\mu\text{A}$	$V_{\text{IN}} = 0\text{V}, V_{\text{CC}}$	7,8,9
		3.5V		15	7	$\mu\text{A}$	$V_{\text{IN}} = 0\text{V}, V_{\text{CC}}$	7,8
		5.5V		30	10	$\mu\text{A}$	$V_{\text{IN}} = 0\text{V}, V_{\text{CC}}$	7,8
$I_{\text{ALL}}$	Auto Latch Low Current	3.0V	0.7	8	2.4	$\mu\text{A}$	$0\text{V} < V_{\text{IN}} < V_{\text{CC}}$	10
		5.5V	1.4	15	4.7	$\mu\text{A}$	$0\text{V} < V_{\text{IN}} < V_{\text{CC}}$	10
$I_{\text{ALH}}$	Auto Latch High Current	3.5V	-0.6	-5	-1.8	$\mu\text{A}$	$0\text{V} < V_{\text{IN}} < V_{\text{CC}}$	10
		5.5V	-1	-8	-3.8	$\mu\text{A}$	$0\text{V} < V_{\text{IN}} < V_{\text{CC}}$	10




Figure 15. Additional Timing Diagram

Table 15. Additional Timing Table (Divide-By-One Mode)  $T_A = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$

No	Symbol	Parameter	$V_{CC}^1$	Min	Max	Min	Max	Units	Notes
1	TpC	Input Clock Period	3.5V	250	DC	166	DC	ns	2,3,4
			5.5V	250	DC	166	DC	ns	2,3,4
2	TrC,TfC	Clock Input Rise & Fall Times	3.5V		25		25	ns	2,3,4
			5.5V		25		25	ns	2,3,4
3	TwC	Input Clock Width	3.5V	100		100		ns	2,3,4
			5.5V	100		100		ns	2,3,4
4	TwTinL	Timer Input Low Width	3.5V	100		100		ns	2,3,4
			5.5V	70		70		ns	2,3,4



## Handshake Timing Diagrams




Figure 16. Input Handshake Timing




Figure 17. Output Handshake Timing

Table 17. Additional Timing Table (Divide by Two Mode)  $T_A = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$

No	Symbol	Parameter	$V_{CC}^1$	Min	Max	Min	Max	Units	Conditions	Notes
1	TpC	Input Clock Period	3.5V	62.5	DC	250	DC	ns		2,6,4
			5.5V	62.5	DC	250	DC	ns		2,6,4
2	TrC,TfC	Clock Input Rise & Fall Times	3.5V		15		25	ns		2,6,4
			5.5V		15		25	ns		2,6,4
3	TwC	Input Clock Width	3.5V	31		31		ns		2,6,4
			5.5V	31		31		ns		2,6,4

**Table 17. Additional Timing Table (Divide by Two Mode)  $T_A = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$  (Continued)**

No	Symbol	Parameter	$V_{CC}$ <sup>1</sup>	Min	Max	Min	Max	Units	Conditions	Notes
4	TwTinL	Timer Input Low Width	3.5V	70		70		ns		2,6,4
			5.5V	70		70		ns		2,6,4
5	TwTinH	Timer Input High Width	3.5V	5TpC		5TpC				2,6,4
			5.5V	5TpC		5TpC				2,6,4
6	TpTin	Timer Input Period	3.5V	8TpC		8TpC				2,6,4
			5.5V	8TpC		8TpC				2,6,4
7	TrTin, TfTin	Timer Input Rise & Fall Timer	3.5V		100		100	ns		2,6,4
			5.5V		100		100	ns		2,6,4
8A	TwIL	Int. Request Low Time	3.5V	70		70		ns		2,6,4,5
			5.5V	70		70		ns		2,6,4,5
8B	TwIL	Int. Request Low Time	3.5V	5TpC		5TpC				2,6,4,5
			5.5V	5TpC		5TpC				2,6,4,5
9	TwIH	Int. Request Input High Time	3.5V	5TpC		5TpC				2,6,4,5
			5.5V	5TpC		5TpC				2,6,4,5
10	Twsm	Stop Mode Recovery Width Spec	3.5V	12		12		ns		6,7
			5.5V	12		12		ns		6,7
11	Tost	Oscillator Startup Time	3.5V		5TpC		5TpC			6,7
			5.5V		5TpC		5TpC			6,7
12	Twdt	Watchdog Timer Delay Time Before Timeout	3.5V	7		10		ms	D0 = 0	8,9
			5.5V	3.5		5		ms	D1 = 0	5,11
			3.5V	14		20		ms	D0 = 1	5,11
			5.5V	7		10		ms	D1 = 0	5,11
			3.5V	28		40		ms	D1 = 0	5,11
			5.5V	14		20		ms	D1 = 1	5,11
			3.5V	112		160		ms	D0 = 1	5,11
5.5V	56		80		ms	D1 = 1	5,11			

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees  $5.0\text{ V} \pm 0.5\text{ V}$  and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing Reference uses 0.7 VC0 for a logic 1 and 0.2 VGC for a logic 0.
3. SMR D1 = 0.
4. SMR-D5 = 1, POR STOP Mode Delay is on
5. Interrupt request via Port 3 (P31-P33)
6. Interrupt request via Port 3 (P30).
7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0
8. Reg. WDTMR.
9. Using internal RC.

Table 18. Additional Timing Table (Divide by Two Mode)  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$  (Continued)

No	Symbol	Parameter	$V_{CC}^1$	Min	Max	Min	Max	Units	Conditions	Notes
12	Twdt	Watchdog Timer Delay Time Before Timeout	3.5V	7		10		ms	D0 = 0	8,9
			5.5V	3.5		5		ms	D1 = 0	5,11
		3.5V	14		20		ms	D0 = 1	5,11	
		5.5V	7		10		ms	D1 = 0	5,11	
		3.5V	28		40		ms	D1 = 0	5,11	
		5.5V	14		20		ms	D1 = 1	5,11	
		3.5V	112		160		ms	D0 = 1	5,11	
		5.5V	56		80		ms	D1 = 1	5,11	

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees  $5.0\text{ V} \pm 0.5\text{ V}$  and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing Reference uses 0.7 VC0 for a logic 1 and 0.2 VGC for a logic 0.
3. SMR D1 = 0.
4. SMR-D5 = 1, POR STOP Mode Delay is on
5. Interrupt request via Port 3 (P31-P33)
6. Interrupt request via Port 3 (P30).
7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0
8. Reg. WDTMR.
9. Using internal RC.

## Pin Functions

### EPROM Programming Mode

**D7-D0** Data Bus. The data can be read from or written to external memory through the data bus.

**$V_{CC}$**  Power Supply. This pin must supply 5 V during the EPROM read mode and 6 V during other modes.


**$\overline{CE}$**  Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

**$\overline{OE}$**  Output Enable (active Low). This pin drives the direction of the Data Bus. When this pin is Low, the Data Bus is output, when High, the Data Bus is input.

**EPM** EPROM Program Mode. This pin controls the different EPROM Program Mode by applying different voltages.

**$V_{pp}$**  Program Voltage. This pin supplies the program voltage.


**PGM** Program Mode (active Low). When this pin is Low, the data is programmed to the EPROM through the Data Bus.



**Figure 23. Data Memory Map**

**Register File.** The register file consists of three I/O port registers, 236/125 general-purpose registers, 15 control and status registers, and three system configuration registers in the expanded register group. The instructions can access registers directly or indirectly through an 8-bit address field. This allows a short 4-bit register address using the Register Pointer (see Figure 24). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

► **Note:** *Register Group E0-EF can only be accessed through working register and indirect addressing modes.*



\* Expanded Register Group (0) is selected in this figure by handling bits D3 to D0 as "0" in Register R253 (RP).

**Figure 25. Register Pointer**




Figure 26. Expanded Register File Architecture

**General-Purpose Registers (GPR).** These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the V<sub>CC</sub> voltage-specified operating range. The register R254 is general-purpose on Z86E33/733/E34. R254 and R255 are set to 00h after any reset or Stop Mode Recovery.





Figure 28. Interrupt Block Diagram

Table 20. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	$\overline{\text{DAV0}}$ , IRQ0	0,1	External (P32), Rising/Falling Edge Triggered
IRQ1	IRQ1	2,3	External (P33), Falling Edge Triggered
IRQ2	$\overline{\text{DAV2}}$ , IRQ2, $T_{\text{IN}}$	4,5	External (P31), Rising/Falling Edge Triggered
IRQ3	IRQ3	6,7	External (P30), Falling Edge Triggered
IRQ4	T0	8,9	Internal
IRQ5	T1	10,11	Internal



**Figure 29. Oscillator Configuration**

**Power-On Reset (POR).** A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows  $V_{CC}$  and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

1. Power fail to Power OK status
2. Stop Mode Recovery (if D5 of SMR=0)
3. WDT time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP mode Register (SMR) determines whether the POR timer is by-passed after Stop Mode Recovery (typical for an external clock and RC/LC oscillators with fast start up times).

**HALT.** Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT. In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, you must execute a NOP (Opcode = FFh) immediately before the appropriate sleep instruction, that is:




► **Note:** *WDT time-out in STOP Mode will not reset SMR, SMR2, PCON, WDTMR, P2M, P3M, Ports 2 & 3 Data Registers, but will activate the  $T_{POR}$  delay.*

**WDTMR Register Accessibility.** The WDTMR register is accessible only during the first 60 internal system clock cycles from the execution of the first instruction after Power-On Reset, Watchdog reset or a Stop Mode Recovery (Figure 33 and Figure 34). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register File at address location 0Fh.


**Clock Free WDT Reset.** The WDT will enable the Z8 to reset the I/O pins whenever the WDT times out, even without a clock source running on the XTAL1 and XTAL2 pins. WDTMR Bit D4 must be 0 for the clock Free WDT to work. The I/O pins will default to their default settings.

WDTMR (F) 0F




\* Default setting after RESET

**Figure 33. Watchdog Timer Mode Register Write Only**




\* Default setting after RESET

**Figure 38. Watchdog Timer Mode Register (Write Only)**




Note: Not used in conjunction with SMR Source

**Figure 39. Stop Mode Recovery Register2 (Write Only)**



**Figure 40. Reserved**



**Figure 41. Timer Mode Register (F1<sub>n</sub>: Read/Write)**




Figure 49. Interrupt Priority Register (F9<sub>h</sub>: Write Only)







Figure 50. Interrupt Request Register (FA<sub>h</sub>: Read/Write)



**Figure 53. Register Pointer (FD<sub>n</sub>: Read/Write)**



**Figure 54. Stack Pointer High (FE<sub>n</sub>: Read/Write)**



**Figure 55. Stack Pointer Low (FF<sub>n</sub>: Read/Write)**