

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	EBI/EMI
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e3312vsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

zilog | III

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

Date	Revision Level	Description	Page No	
May 2008	01	Original issue.	All	

zilog

Table 1. Z86E33/733/E34, E43/743/E44 Features (Continued)

Device	ROM (KB)	RAM ¹ (Bytes)	I/O Lines	Speed (MHz)
Z86E44	16	236	32	12
¹ General-Purpos	se			

- Standard Temperature ($V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$)
- Extended Temperature ($V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$)
- Available Packages:
 - 28-Pin DIP/SOIC/PLCC OTP (E33/733/E34)
 - 40-Pin DIP OTP (E43/743/E44)
 - 44-Pin PLCC/LQFP OTP (E43/743/E44)
- Software Enabled Watchdog Timer (WDT)
- Push-Pull/Open-Drain Programmable on Port 0, Port 1, and Port 2
- 24/32 Input/Output Lines
- Clock-Free WDT Reset
- Auto Power-On Reset (POR)
- Programmable OTP Options:
 - RC Oscillator
 - EPROM Protect
 - Auto Latch Disable
 - Permanently Enabled WDT
 - Crystal Oscillator Feedback Resistor Disable
 - RAM Protect
- Low-Power Consumption: 60 mW
- Fast Instruction Pointer: 0.75 µs
- Two Standby Modes: STOP and HALT
- Digital Inputs CMOS Levels, Schmitt-Triggered
- Software Programmable Low EMI Mode
- Two Programmable 8-Bit Counter/Timers Each with a 6-Bit Programmable Prescaler
- Six Vectored, Priority Interrupts from Six Different Sources
- Two Comparators

zilog 4




Figure 2. EPROM Programming Block Diagram

zilog ₈

Pin No	Symbol	Function	Direction	
27	XTAL2	Crystal Oscillator	Output	
28	XTAL1	Crystal Oscillator	Input	
29-31	P31-P33	Port 3, Pins 1,2,3	Input	
32	P34	Port 3, Pin 4	Output	
33	AS	Address Strobe	Output	
34	R//RL	ROM/ROMless select Input		
35	RESET	Reset	Input	
36	P35	Port 3, Pin 5	Output	
37	P37	Port 3, Pin 7	Output	
38	P36	Port 3, Pin 6	Output	
39	P30	Port 3, Pin 0	Input	
40-41	P00-P01	Port 0, Pins 0,1	Input/Output	
42-43	P10-P11	Port 1, Pins 0,1	Input/Output	
44	P02	Port 0, Pin 2	Input/Output	

Table 3. 44-Pin PLCC Pin Identification (Continued)

zilog ₁₂

Pin No Symbol		Function	Direction
30	/PGM	Prog. Mode	Input
31	GND	Ground	
32-34	NC	No Connection	
35-39	D0-D4	Data 0,1,2,3,4	Input/Output
40	NC	No Connection	

Table 5. 40-Pin DIP Package Pin Identification EPROM Mode (Continued)






Figure 7. 44-Pin PLCC Pin Configuration EPROM Programming Mode

D: N	• • •		
Pin No	Symbol	Function	Direction
1-2	GND	Ground	
3-5	NC	No Connection	
6-10	D0-D4	Data 0,1,2,3,4	Input/Output
11-13	NC	No Connection	
14-16	D5-D7	Data 5,6,7	Input/Output
17-22	NC	No Connection	
23-24	V _{CC}	Power Supply	
25-27	NC	No Connection	
28	CE	Chip Select	Input
29	OE	Output Enable	Input
30	EPM	EPROM Prog. Mode	Input
31	V _{PP}	Prog. Voltage	Input

Zilog ₁₄

Table 6. 44-Pin PLCC Pin Configuration EPROM Programming Mode (Continued)

Pin No	Symbol	Function	Direction		
32-39	NC	No Connection			
40	CLR	Clear	Input		
41	CLK	Clock	Input		
42-43	NC	No Connection			
44	/PGM	Prog. Mode	Input		

Zilog[°] 27




Figure 14. External I/O or Memory Read/Write Timing (Z86E43/743/E44 Only)

Table 13. DC Electrical Characteristics $T_A = 0$ °C to +70 °C, 12 MHz
--

No.	Symbol	Parameter	V _{CC} ¹	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to \overline{AS} Rise Delay	3.5V	35		ns	2
			5.5V	35		ns	2
2	TdAS(A)	AS Rise to Address Float Delay	3.5V	45		ns	2
			5.5V	45		ns	2
3	TdAS(DR)	AS Rise to Read Data Req'd Valid	3.5V		250	ns	2,3
			5.5V		250	ns	2,3

Zilog[®] ₃₀

TdDS(A) TdDS(AS)	DSRise to Address ActiveDelayDSRise to ASFall Delay	4.5V 5.5V 4.5V	45 55		ns	2
TdDS(AS)			55			
TdDS(AS)	$\overline{\text{DS}}$ Rise to $\overline{\text{AS}}$ Fall Delay	4 E\/			ns	2
		4.5V	45		ns	2
		5.5V	45		ns	2
TdR/W(AS)	dR/W(AS) R/W Valid to AS Rise Delay	4.5V	45		ns	2
		5.5V	45		ns	2
TdDS(R/W)	DS Rise to R/W Not Valid	4.5V	45		ns	2
		5.5V	45		ns	2
TdDW(DSW)	Write Data Valid to DS Fall (Write) Delay	4.5V	55		ns	2
		5.5V	55		ns	2
TdDS(DW)	DS Rise to Write Data Not Valid	4.5V	55		ns	2
	Delay	5.5V	55		ns	2
TdA(DR)	Address Valid to Read Data Req'd	4.5V		310	ns	2,3
	Valid	5.5V		310	ns	2,3
TdAS(DS)	AS Rise to DS Fall Delay	4.5V	65		ns	2
		5.5V	65		ns	2
TdDM(AS)	DM Valid to AS Rise Delay	4.5V	35		ns	2
		5.5V	35		ns	2
ThDS(AS)	DS Valid to Address Valid Hold Time	4.5V	35		ns	2
		5.5V	35		ns	2
-	TdDS(R/W) TdDW(DSW) TdDS(DW) TdA(DR) TdAS(DS) TdDM(AS)	TdDS(R/W) DS Rise to R/W Not Valid TdDW(DSW) Write Data Valid to DS Fall (Write) Delay TdDS(DW) DS Rise to Write Data Not Valid Delay TdDS(DW) DS Rise to Write Data Not Valid Delay TdA(DR) Address Valid to Read Data Req'd Valid TdAS(DS) AS Rise to DS Fall Delay TdDM(AS) DM Valid to AS Rise Delay	5.5VTdDS(R/W)DS Rise to R/W Not Valid4.5VTdDW(DSW)Write Data Valid to DS Fall (Write) Delay4.5VTdDS(DW)DS Rise to Write Data Not Valid Delay4.5VTdDS(DW)DS Rise to Write Data Not Valid Delay4.5VTdA(DR)Address Valid to Read Data Req'd Valid4.5VTdAS(DS)AS Rise to DS Fall Delay4.5VTdDM(AS)DM Valid to AS Rise Delay4.5VThDS(AS)DS Valid to Address Valid Hold Time4.5V	$\overline{IdDS(R/W)}$ \overline{DS} Rise to R/W Not Valid $\overline{4.5V}$ 45 $\overline{IdDS(R/W)}$ \overline{DS} Rise to R/W Not Valid $4.5V$ 45 $\overline{IdDW(DSW)}$ Write Data Valid to \overline{DS} Fall (Write) Delay $4.5V$ 55 $\overline{IdDS(DW)}$ \overline{DS} Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{IdDS(DW)}$ \overline{DS} Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{IdA(DR)}$ $\overline{Address}$ Valid to Read Data Req'd Valid $4.5V$ 55 $\overline{IdAS(DS)}$ \overline{AS} Rise to \overline{DS} Fall Delay $4.5V$ 65 $\overline{IdDM(AS)}$ \overline{DM} Valid to \overline{AS} Rise Delay $4.5V$ 35 $\overline{InDS(AS)}$ \overline{DS} Valid to Address Valid Hold Time $4.5V$ 35	$\overline{\text{TdDS}(\text{R/W})}$ $\overline{\text{DS}}$ Rise to R/W Not Valid $\overline{4.5V}$ 45 $\overline{\text{TdDW}(\text{DSW})}$ Write Data Valid to $\overline{\text{DS}}$ Fall (Write) Delay $4.5V$ 55 $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{DS}}$ Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{DS}}$ Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{DS}}$ Rise to Write Data Not Valid Delay $4.5V$ 55 $\overline{\text{TdDS}(\text{DW})}$ $\overline{\text{Address Valid to Read Data Req'd}}$ $4.5V$ 310 $\overline{\text{TdA}(\text{DR})}$ $\overline{\text{Address Valid to Read Data Req'd}}$ $4.5V$ 310 $\overline{\text{TdAS}(\text{DS})}$ $\overline{\text{AS}}$ Rise to $\overline{\text{DS}}$ Fall Delay $4.5V$ 65 $\overline{\text{TdDM}(\text{AS})}$ $\overline{\text{DM}}$ Valid to $\overline{\text{AS}}$ Rise Delay $4.5V$ 35 $\overline{\text{ThDS}(\text{AS})}$ $\overline{\text{DS}}$ Valid to Address Valid Hold Time} $4.5V$ 35	TdDS(R/W)DS Rise to R/W Not Valid $5.5V$ 45 nsTdDS(R/W)DS Rise to R/W Not Valid $4.5V$ 45 ns $5.5V$ 45 nsTdDW(DSW)Write Data Valid to DS Fall (Write) Delay $4.5V$ 55 nsTdDS(DW)DS Rise to Write Data Not Valid Delay $4.5V$ 55 nsTdDS(DW)DS Rise to Write Data Not Valid Delay $4.5V$ 55 nsTdA(DR)Address Valid to Read Data Req'd Valid $4.5V$ 310 nsTdAS(DS)AS Rise to DS Fall Delay $4.5V$ 65 nsTdDM(AS)DM Valid to AS Rise Delay $4.5V$ 35 nsThDS(AS)DS Valid to Address Valid Hold Time 4.5V $4.5V$ 35 ns

Table 14. DC Electrical Characteristics $T_A = -40$ °C to +105 °C, 12 MHz (Continued)

Notes

1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

2. Timing numbers given are for minimum TpC.

3. When using extended memory timing, add 2 TpC.

Standard Test Load

All timing references use 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.

zilog[®] ₃

Table 18. Additional Timing Table (Divide by Two Mode) T_A = -40 °C to +105 °C (Continued)

No	Symbol	Parameter	V _{cc} ¹	Min	Max	Min	Max	Units	Conditions	Notes
12	Twdt		3.5V	7		10		ms	D0 =0	8,9
		Delay Time Before	5.5V	3.5		5		ms	D1 = 0	5,11
		Timeout	3.5V	14		20		ms	D0 =1	5,11
	5.5V 7 3.5V 28 5.5V 14 3.5V 112	5.5V	7		10		ms	D1 = 0	5,11	
			3.5V	28		40		ms	D1 = 0	5,11
		14		20		ms	D1 = 1	5,11		
			3.5V	112		160		ms	D0 = 1	5,11
			5.5V	56		80		ms	D1 = 1	5,11

Notes

The V_{CC} voltage specification of 5.5 V guarantees 5.0 V ± 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

- 2. Timing Reference uses 0.7 VC0 for a logic 1 and 0.2 VGC for a logic 0.
- 3. SMR D1 = 0.
- 4. SMR-D5 = 1, POR STOP Mode Delay is on
- 5. Interrupt request via Port 3 (P31-P33)
- 6. Interrupt request via Port 3 (P30).
- 7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0
- 8. Reg. WDTMR.
- 9. Using internal RC.

Pin Functions

EPROM Programming Mode

D7-D0 Data Bus. The data can be read from or written to external memory through the data bus.

 V_{CC} Power Supply. This pin must supply 5 V during the EPROM read mode and 6 V during other modes.

CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

OE Output Enable (active Low). This pin drives the direction of the Data Bus. When this pin is Low, the Data Bus is output, when High, the Data Bus is input.

EPM EPROM Program Mode. This pin controls the different EPROM Program Mode by applying different voltages.

 V_{PP} Program Voltage. This pin supplies the program voltage.

PGM Program Mode (active Low). When this pin is Low, the data is programmed to the EPROM through the Data Bus.

Zilog 42

In Handshake Mode, Port 3 lines P31 and P36 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to bit 7 of Port 2 (see Figure 20).




Figure 20. Port 2 Configuration

Port 3 (P37-P30). Port 3 is an 8-bit, CMOS-compatible port with four fixed inputs (P33-P30) and four fixed outputs (P37-P34). These eight lines can be configured by software for interrupt and handshake control functions. Port 3, Pin 0 is Schmitt- triggered. P31, P32, and P33 are standard CMOS inputs with single trip point (no Auto Latches) and P34, P35, P36, and P37 are push-pull output lines. Low EMI output buffers can be globally programmed by the software. Two on-board comparators can process analog signals on P31

zilog

Pin	I/O	CTC1	Analog	Interrup	t P0 HS	P1 HS	P2 HS	Ext
P30	IN			IRQ3				
P31	IN	T _{IN}	AN1	IRQ2		D/R		
P32	IN		AN2	IRQ0	D/R			
P33	IN		REF	IRQ1		D/R		
P34	OUT		AN1-Out			R/D		DM
P35	OUT				R/D			
P36	OUT	T _{OUT}				R/D		
P37	OUT		An2-Out					

Table 19. Port 3 Pin Assignments

Comparator Inputs. Port 3, P31, and P32, each have a comparator front end. The comparator reference voltage P33 is common to both comparators. In analog mode, P31 and P32 are the positive input of the comparators and P33 is the reference voltage of the comparators.


Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33-P31) that are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. Auto Latches are available on Port 0, Port 1, Port 2, and P30. There are no Auto Latches on P31, P32, and P33.

Low EMI Emission. The Z86E43/743/E44 can be programmed to operate in a low EMI Emission Mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 Ohms (typical).
- Low EMI Oscillator.
- Internal SCLK/TCLK= XTAL operation limited to a maximum of 4 MHz 250 ns cycle time, when Low EMI Oscillator is selected.

Note: For emulation only: Do not set the emulator to emulate Port 1 in low EMI mode. Port 1 must always be configured in Standard Mode.

Zilog[®] 47



(Z86E43/743/E44 Only)

Figure 22. Program Memory Map

EPROM Protect. When in ROM Protect Mode, and executing out of External Program Memory, instructions LDC, LDCI, LDE, and LDEI cannot read Internal Program Memory.

When in EPROM Protect Mode and executing out of Internal Program Memory, instructions LDC, LDCI, LDE, and LDEI can read Internal Program Memory.

Data Memory (DM). In ROM Mode, the Z86E43/743/E44 can address up to 60156/48 KB of external data memory beginning at location 4096/8192/16384. In ROMless mode, the Z86E43/743/E44 can address up to 64 KB of data memory. External data memory may be included with, or separated from, the external program memory space. \overline{DM} , an optional I/0 function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 23). The state of the \overline{DM} signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM (\overline{DM} inactive) memory, and an LDE instruction references data (\overline{DM} active Low) memory.

zilog

RAM Protect. The upper portion of the RAM's address spaces 80h to EFh (excluding the control registers) can be protected from reading and writing. This option can be selected during the EPROM Programming Mode. After this option is selected, the user can activate this feature from the internal EPROM. D6 of the IMR control register (R251) is used to turn off/on the RAM protect by loading a 0 or 1, respectively. A "1" in D6 indicates RAM Protect enabled.

Stack. The Z86E43/743/E44 external data memory or the internal register file can be used for the stack. The 16-bit Stack Pointer (R254-R255) is used for the external stack, which can reside anywhere in the data memory for ROMless mode, but only from 4096/8192/16384 to 65535 in ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack on the Z8 that resides within the 236 general-purpose registers (R4-R239). SPH (R254) can be used as a general-purpose register when using internal stack only. R254 and R255 are set to 00H after any reset or Stop Mode Recovery.


Counter/Timers. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The Ti prescaler is driven by internal or external clock sources; however, the TO prescaler is driven by the internal clock only (see Figure 27).


The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256), that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching one (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 serves as a timer output (T_{OUT}) through which T0, T1, or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.







Name	Source	Vector Location	Comments
IRQ0	DAV0, IRQ0	0,1	External (P32), Rising/Falling Edge Triggered
IRQ1	IRQ1	2,3	External (P33), Falling Edge Triggered
IRQ2	DAV2, IRQ2, T _{IN}	4,5	External (P31), Rising/Falling Edge Triggered
IRQ3	IRQ3	6,7	External (P30), Falling Edge Triggered
1RQ4	Т0	8,9	Internal
IRQ5	T1	10,11	Internal

PS022901-0508

zilog ,


Note: WDT time-out in STOP Mode will not reset SMR,SMR2,PCON, WDTMR, P2M, P3M, Ports 2 & 3 Data Registers, but will activate the T_{POR} delay.

WDTMR Register Accessibility. The WDTMR register is accessible only during the first 60 internal system clock cycles from the execution of the first instruction after Power-On Reset, Watchdog reset or a Stop Mode Recovery (Figure 33 and Figure 34). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register File at address location 0Fh.

Clock Free WDT Reset. The WDT will enable the Z8 to reset the I/0 pins whenever the WDT times out, even without a clock source running on the XTAL1 and XTAL2 pins. WDTMR Bit D4 must be 0 for the clock Free WDT to work. The I/O pins will default to their default settings.

WDTMR (F) 0F

>




* Default setting after RESET

Figure 33. Watchdog Timer Mode Register Write Only



Z8 Control Register Diagrams


Ordering Information



* Default Setting After Reset † Must be set to "1" for Z86E33/733/E34

Figure 36. Port Configuration Register (PCON) (Write Only)

Zilog ₆₇




Note: Note used in conjunction with SMR2 Source

* Default setting after RESET


** Default setting after RESET and STOP-Mode Recovery

Figure 37. Stop Mode Recovery Register (Write Only Except Bit D7, Which is Read Only)













Package Information





Figure 56. 40-PIN DIP Package Diagram



SYMBOL	MILLIN	/ETER	INCH		
STMDOL	MIN	MAX	MIN	MAX	
A1	0.05	0,25	,002	.010	
A2	2.00	2.25	.078	.089	
b	0.25	0.45	.010	.018	
с	0.13	0.20	.005	.008	
HD	13.70	14.15	.539	.557	
D	9.90	10.10	.390	.398	
HE	13.70	14.15	.539	.557	
E	9.90	10.10	.390	.398	
e	0.80	BSC	.0315 BSC		
L	0.60	1.20	.024	.047	

NOTES: 1. CONTROLLING DIMENSIONS : WILLIMETER 2. LEAD COPLANARITY : MAX <u>.10</u> .004"

