

Welcome to [E-XFL.COM](https://www.e-xfl.com)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Discontinued at Digi-Key
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	EBI/EMI
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z86e3316ssc">https://www.e-xfl.com/product-detail/zilog/z86e3316ssc</a>

- On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC, RC, or External Clock Drive

## Functional Block Diagram

Figure 1 displays the functional block diagram.





Figure 1. Functional Block Diagram

**Table 3. 44-Pin PLCC Pin Identification (Continued)**

Pin No	Symbol	Function	Direction
27	XTAL2	Crystal Oscillator	Output
28	XTAL1	Crystal Oscillator	Input
29-31	P31-P33	Port 3, Pins 1,2,3	Input
32	P34	Port 3, Pin 4	Output
33	AS	Address Strobe	Output
34	R//RL	ROM/ROMless select Input	
35	RESET	Reset	Input
36	P35	Port 3, Pin 5	Output
37	P37	Port 3, Pin 7	Output
38	P36	Port 3, Pin 6	Output
39	P30	Port 3, Pin 0	Input
40-41	P00-P01	Port 0, Pins 0,1	Input/Output
42-43	P10-P11	Port 1, Pins 0,1	Input/Output
44	P02	Port 0, Pin 2	Input/Output

**Table 7. 44-Pin LQFP Pin Identification EPROM Programming Mode  
(Continued)**

Pin No	Symbol	Function	Direction
33-37	D0-D4	Data 0,1,2,3,4	Input/Output
38-40	NC	No Connection	
41-43	D5-D7	Data 5,6,7	Input/Output
44	NC	No Connection	

**Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration****Table 8. 28-Pin DIP/SOIC/PLCC Pin Identification Standard Mode**

Pin No	Symbol	Function	Direction
1-3	P25-P27	Port 2, Pins 5,6,	Input/Output
4-7	P04-P07	Port 0, Pins 4,5,6,7	In/Output
8	V <sub>CC</sub>	Power Supply	
9	XTAL2	Crystal Oscillator	Output
10	XTAL1	Crystal Oscillator	Input
11-13	P31-P33	Port 3, Pins 1,2,3	Input
14-15	P34-P35	Port 3, Pins 4,5	Output
16	P37	Port 3, Pin 7	Output
17	P36	Port 3, Pin 6	Output
18	P30	Port 3, Pin 0	Input
19-21	P00-P02	Port 0, Pins 0,1,2	Input/Output
22	V <sub>SS</sub>	Ground	
23	P03	Port 0, Pin 3	Input/Output
24-28	P20-P24	Port 2, Pins 0,1,2,3,4	Input/Output

Total power dissipation should not exceed 1.21 W for the package. Power dissipation is calculated as follows:

$$\begin{aligned}\text{Total Power Dissipation} = & V_{DD} \times [I_{DD} - (\text{sum of } I_{OH})] \\ & + \text{sum of } [(V_{DD} - V_{OH}) \times I_{OH}] \\ & + \text{sum of } (V_{OL} \times I_{OL})\end{aligned}$$

## Standard Test Conditions

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Test Load).




Figure 13. Test Load Diagram

## Capacitance

$T_A = 25^\circ\text{C}$ ,  $V_{CC} = \text{GND} = 0 \text{ V}$ ,  $f = 1.0 \text{ MHz}$ , unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

## DC Electrical Characteristics

Table 11. DC Electrical Characteristics  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$

Symbol	Parameter	$V_{CC}^1$	Min	Max	Typical @ 25°C	Units	Conditions	Notes
$V_{CH}$	Clock Input High Voltage	3.5V	0.7 $V_{CC}$	$V_{CC} + 0.3$	1.8	V	Driven by External Clock Generator	
		5.5V	0.7 $V_{CC}$	$V_{CC} + 0.3$	2.5	V		
$V_{CL}$	Clock Input Low Voltage	3.5V	GND -0.3	0.2 $V_{CC}$	0.9	V	Driven by External Clock Generator	
		5.5V	GND -0.3	0.2 $V_{CC}$	1.5	V		
$V_{IH}$	Input High Voltage	3.5V	0.7 $V_{CC}$	$V_{CC} + 0.3$	2.5	V		
		5.5V	0.7 $V_{CC}$	$V_{CC} + 0.3$	2.5	V		
$V_{IL}$	Input Low Voltage	3.5V	GND -0.3	0.2 $V_{CC}$	1.5	V		
		5.5V	GND -0.3	0.2 $V_{CC}$	1.5	V		
$V_{OH}$	Output High Voltage Low EMI Mode	3.5V	$V_{CC} - 0.4$		3.3		$I_{OH} = -0.5 \text{ mA}$	
		5.5V	$V_{CC} - 0.4$		4.8			
$V_{OH1}$	Output High Voltage	3.5V	$V_{CC} - 0.4$		3.3	V	$I_{OH} = -2.0 \text{ mA}$	
		5.5V	$V_{CC} - 0.4$		4.8	V	$I_{OH} = -2.0 \text{ mA}$	
$V_{OL}$	Output Low Voltage Low EMI Mode	3.5V		0.4	0.2	V	$I_{OL} = 1.0 \text{ mA}$	
		5.5V		0.4	0.2	V	$I_{OL} = 1.0 \text{ mA}$	
$V_{OL1}$	Output Low Voltage	3.5V		0.4	0.1	V	$I_{OL} = +4.0 \text{ mA}$	2
		5.5V		0.4	0.1	V	$I_{OL} = +4.0 \text{ mA}$	2
$V_{OL2}$	Output Low Voltage	3.5V		1.2	0.5	V	$I_{OL} = +10 \text{ mA}$	2
		5.5V		1.2	0.5	V	$I_{OL} = +10 \text{ mA}$	2
$V_{RH}$	Reset Input High Voltage	3.5V	.8 $V_{CC}$	$V_{CC}$	1.7	V		3
		5.5V	.8 $V_{CC}$	$V_{CC}$	2.1	V		3
$V_{RL}$	Reset Input Low Voltage	3.5V	GND -0.3	0.2 $V_{CC}$	1.3	V		3
		5.5V	GND -0.3	0.2 $V_{CC}$	1.7	V		3
$V_{OLR}$	Reset Output Low Voltage	3.5V		0.6	0.3	V	$I_{OL} = 1.0 \text{ mA}$	3
		5.5V		0.6	0.2	V	$I_{OL} = 1.0 \text{ mA}$	3

Table 12. DC Electrical Characteristics  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$  (Continued)

Symbol	Parameter	$V_{CC}^1$	Typical @ 25°C				Notes
			Min	Max	Units	Conditions	
$V_{OH1}$	Output High Voltage	4.5V	$V_{CC} - 0.4$		4.8	V	$I_{OH} = -2.0 \text{ mA}$ 2
		5.5V	$V_{CC} - 0.4$		4.8	V	$I_{OH} = -2.0 \text{ mA}$ 2
$V_{OL}$	Output Low Voltage Low EMI Mode	4.5V		0.4	0.2	V	$I_{OL} = 1.0 \text{ mA}$
		5.5V		0.4	0.2	V	$I_{OL} = 1.0 \text{ mA}$
$V_{OL1}$	Output Low Voltage	4.5V		0.4	0.1	V	$I_{OL} = +4.0 \text{ mA}$ 2
		5.5V		0.4	0.1	V	$I_{OL} = +4.0 \text{ mA}$ 2
$V_{OL2}$	Output Low Voltage	4.5V		1.2	0.5	V	$I_{OL} = +12 \text{ mA}$ 2
		5.5V		1.2	0.5	V	$I_{OL} = +12 \text{ mA}$ 2
$V_{RH}$	Reset Input High Voltage	4.5V	.8 $V_{CC}$	$V_{CC}$	1.7	V	3
		5.5V	.8 $V_{CC}$	$V_{CC}$	2.1	V	3
$V_{OLR}$	Reset Output Low Voltage	4.5V		0.6	0.3	V	$I_{OL} = 1.0 \text{ mA}$ 3
		5.5V		0.6	0.2	V	$I_{OL} = 1.0 \text{ mA}$ 3
$V_{OFFSET}$	Comparator Input Offset Voltage	4.5V		25	10	mV	
		5.5V		25	10	mV	
$V_{ICR}$	Input Common Mode Voltage Range	4.5V	0	$V_{CC} - 1.5\text{V}$		V	4
		5.5V	0	$V_{CC} - 1.5\text{V}$		V	4
$I_{IL}$	Input Leakage	4.5V	-1	2	<1	$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$
		5.5V	-1	2	<1	$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$
$I_{OL}$	Output Leakage	4.5V	-1	2	<1	$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$
		5.5V	-1	2	<1	$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$
$I_{IR}$	Reset Input Current	4.5V	-18	-180	-112	$\mu\text{A}$	3
		5.5V	-18	-180	-112	$\mu\text{A}$	3
$I_{CC}$	Supply Current	4.5V		20	15	mA	@ 12 MHz 5,6
		5.5V		20	15	mA	@ 12 MHz 5,6
$I_{CC1}$	Standby Current HALT Mode	4.5V		6	2	mA	$V_{IN} = 0\text{V}, V_{CC}$ @ 12 MHz 5,6
		5.5V		6	4	mA	$V_{IN} = 0\text{V}, V_{CC}$ @ 12 MHz 5,6

**Table 13. DC Electrical Characteristics  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ , 12 MHz (Continued)**

No.	Symbol	Parameter	$V_{CC}^1$	Min	Max	Units	Notes
4	TwAS	$\overline{\text{AS}}$ Low Width	3.5V	55		ns	2
			5.5V	55		ns	2
5	TdAS(DS)	Address Float to $\overline{\text{DS}}$ Fall	3.5V	0		ns	
			5.5V	0		ns	
6	TwDSR	$\overline{\text{DS}}$ (Read) Low Width	3.5V	200		ns	2,3
			5.5V	200		ns	2,3
7	TwDSW	$\overline{\text{DS}}$ (Write) Low Width	3.5V	110		ns	2,3
			5.5V	110		ns	2,3
8	TdDSR(DR)	$\overline{\text{DS}}$ Fail to Read Data Req'd Valid	3.5V		150	ns	2,3
			5.5V		150	ns	2,3
9	ThDR(DS)	Read Data to $\overline{\text{DS}}$ Rise Hold Time	3.5V	0		ns	2
			5.5V	0		ns	2
10	TdDS(A)	$\overline{\text{DS}}$ Rise to Address Active Delay	3.5V	45		ns	2
			5.5V	55		ns	2
11	TdDS(AS)	$\overline{\text{DS}}$ Rise to $\overline{\text{AS}}$ Fall Delay	3.5V	30		ns	2
			5.5V	45		ns	2
12	TdR/W(AS)	R/W Valid to $\overline{\text{AS}}$ Rise Delay	3.5V	45		ns	2
			5.5V	45		ns	2
13	TdDS(R/W)	$\overline{\text{DS}}$ Rise to R/W Not Valid	3.5V	45		ns	2
			5.5V	45		ns	2
14	TdDW(DSW)	Write Data Valid to $\overline{\text{DS}}$ Fall (Write) Delay	3.5V	55		ns	2
			5.5V	55		ns	2
15	TdDS(DW)	$\overline{\text{DS}}$ Rise to Write Data Not Valid Delay	3.5V	45		ns	2
			5.5V	55		ns	2
16	TdA(DR)	Address Valid to Read Data Req'd Valid	3.5V		310	ns	2,3
			5.5V		310	ns	2,3
17	TdAS(DS)	$\overline{\text{AS}}$ Rise to $\overline{\text{DS}}$ Fall Delay	3.5V	65		ns	2
			5.5V	65		ns	2

Table 14. DC Electrical Characteristics  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ , 12 MHz (Continued)

No.	Symbol	Parameter	$V_{CC}^1$	Min	Max	Units	Notes
10	TdDS(A)	$\overline{\text{DS}}$ Rise to Address Active Delay	4.5V	45		ns	2
			5.5V	55		ns	2
11	TdDS(AS)	$\overline{\text{DS}}$ Rise to $\overline{\text{AS}}$ Fall Delay	4.5V	45		ns	2
			5.5V	45		ns	2
12	TdR/W(AS)	$\overline{\text{R/W}}$ Valid to $\overline{\text{AS}}$ Rise Delay	4.5V	45		ns	2
			5.5V	45		ns	2
13	TdDS(R/W)	$\overline{\text{DS}}$ Rise to $\overline{\text{R/W}}$ Not Valid	4.5V	45		ns	2
			5.5V	45		ns	2
14	TdDW(DSW)	Write Data Valid to $\overline{\text{DS}}$ Fall (Write) Delay	4.5V	55		ns	2
			5.5V	55		ns	2
15	TdDS(DW)	$\overline{\text{DS}}$ Rise to Write Data Not Valid Delay	4.5V	55		ns	2
			5.5V	55		ns	2
16	TdA(DR)	Address Valid to Read Data Req'd Valid	4.5V		310	ns	2,3
			5.5V		310	ns	2,3
17	TdAS(DS)	$\overline{\text{AS}}$ Rise to $\overline{\text{DS}}$ Fall Delay	4.5V	65		ns	2
			5.5V	65		ns	2
18	TdDM(AS)	$\overline{\text{DM}}$ Valid to $\overline{\text{AS}}$ Rise Delay	4.5V	35		ns	2
			5.5V	35		ns	2
19	ThDS(AS)	$\overline{\text{DS}}$ Valid to Address Valid Hold Time	4.5V	35		ns	2
			5.5V	35		ns	2

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees 5.0 V  $\pm$  0.5 V and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing numbers given are for minimum TpC.
3. When using extended memory timing, add 2 TpC.

**Standard Test Load**

All timing references use 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.

**Table 15. Additional Timing Table (Divide-By-One Mode)  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  (Continued)**

No	Symbol	Parameter	$V_{CC}^1$	Min	Max	Min	Max	Units	Notes
5	TwTinH	Timer Input High Width	3.5V	5TpC		5TpC			2,3,4
			5.5V	5TpC		5TpC			2,3,4
6	TpTin	Timer Input Period	3.5V	8TpC		8TpC			2,3,4
			5.5V	8TpC		8TpC			2,3,4
7	TrTin, TfTin	Timer Input Rise & Fall Timer	3.5V		100		100	ns	2,3,4
			5.5V		100		100	ns	2,3,4
8A	TwIL	Int. Request Low Time	3.5V	100		100		ns	2,3,4,5
			5.5V	70		70		ns	2,3,4,5
8B	TwIL	Int. Request Low Time	3.5V	5TpC		5TpC			2,3,4,6
			5.5V	5TpC		5TpC			2,3,4,6
9	TwIH	Int. Request Input High Time	3.5V	5TpC		5TpC			2,3,4,5
			5.5V	5TpC		5TpC			2,3,4,5
10	Twsm	Stop Mode Recovery Width Spec	3.5V	12		12		ns	4,7
			5.5V	12		12		ns	4,7
11	Tost	Oscillator Startup Time	3.5V		5TpC		5TpC		4,7,8
			5.5V		5TpC		5TpC		4,7,8

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees  $5.0\text{ V} \pm 0.5\text{ V}$  and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing Reference uses  $0.7\text{ V}_{CC}$  for a logic 1 and  $0.2\text{ V}_{CC}$  for a logic 0.
3. SMR D1 = 0.
4. Maximum frequency for internal system clock is 4 MHz when using Low EMI OSC PCON Bit D7 = 0.
5. Interrupt request via Port 3 (P31-P33).
6. Interrupt request via Port 3 (P30).
7. SMR-D5 = 1, POR STOP Mode Delay is on.
8. For RC and LC oscillator, and for oscillator driven by clock driver.

**Table 16. Additional Timing Table (Divide-By-One Mode)  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$** 

No	Symbol	Parameter	$V_{CC}^1$	Min	Max	Min	Max	Units	Notes
1	TpC	Input Clock Period	4.5V	250	DC	166	DC	ns	2,3,4
			5.5V	250	DC	166	DC	ns	2,3,4

## Handshake Timing Diagrams




Figure 16. Input Handshake Timing




Figure 17. Output Handshake Timing

Table 17. Additional Timing Table (Divide by Two Mode)  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$

No	Symbol	Parameter	$V_{CC}^1$	Min	Max	Min	Max	Units	Conditions	Notes
1	TpC	Input Clock Period	3.5V	62.5	DC	250	DC	ns		2,6,4
			5.5V	62.5	DC	250	DC	ns		2,6,4
2	TrC,TfC	Clock Input Rise & Fall Times	3.5V	15		25		ns		2,6,4
			5.5V	15		25		ns		2,6,4
3	TwC	Input Clock Width	3.5V	31		31		ns		2,6,4
			5.5V	31		31		ns		2,6,4

**Table 17. Additional Timing Table (Divide by Two Mode)  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  (Continued)**

No	Symbol	Parameter	$V_{CC}^1$	Min	Max	Min	Max	Units	Conditions	Notes
4	TwTinL	Timer Input Low Width	3.5V	70	70			ns		2,6,4
			5.5V	70	70			ns		2,6,4
5	TwTinH	Timer Input High Width	3.5V	5TpC	5TpC					2,6,4
			5.5V	5TpC	5TpC					2,6,4
6	TpTin	Timer Input Period	3.5V	8TpC	8TpC					2,6,4
			5.5V	8TpC	8TpC					2,6,4
7	TrTin, TfTin	Timer Input Rise & Fall Timer	3.5V	100	100	ns				2,6,4
			5.5V	100	100	ns				2,6,4
8A	TwIL	Int. Request Low Time	3.5V	70	70	ns				2,6,4,5
			5.5V	70	70	ns				2,6,4,5
8B	TwIL	Int. Request Low Time	3.5V	5TpC	5TpC					2,6,4,5
			5.5V	5TpC	5TpC					2,6,4,5
9	TwIH	Int. Request Input High Time	3.5V	5TpC	5TpC					2,6,4,5
			5.5V	5TpC	5TpC					2,6,4,5
10	Twsm	Stop Mode Recovery Width Spec	3.5V	12	12	ns				6,7
			5.5V	12	12	ns				6,7
11	Tost	Oscillator Startup Time	3.5V		5TpC	5TpC				6,7
			5.5V		5TpC	5TpC				6,7
12	Twdt	Watchdog Timer Delay Time Before Timeout	3.5V	7	10	ms	D0 = 0			8,9
			5.5V	3.5	5	ms	D1 = 0			5,11
			3.5V	14	20	ms	D0 = 1			5,11
			5.5V	7	10	ms	D1 = 0			5,11
			3.5V	28	40	ms	D1 = 0			5,11
			5.5V	14	20	ms	D1 = 1			5,11
			3.5V	112	160	ms	D0 = 1			5,11
			5.5V	56	80	ms	D1 = 1			5,11

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees  $5.0\text{ V} \pm 0.5\text{ V}$  and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing Reference uses 0.7 VC0 for a logic 1 and 0.2 VGC for a logic 0.
3. SMR D1 = 0.
4. SMR-D5 = 1, POR STOP Mode Delay is on
5. Interrupt request via Port 3 (P31-P33)
6. Interrupt request via Port 3 (P30).
7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0
8. Reg. WDTMR.
9. Using internal RC.

**CLR** Clear (active High). This pin resets the internal address counter at the High Level.

**CLK** Address Clock. This pin is a clock input. The internal address counter increases by one for each clock cycle.

## Application Precaution

The production test-mode environment may be enabled accidentally during normal operation if excessive noise surges above  $V_{CC}$  occur on pins P31 and  $\overline{RESET}$ .

In addition, processor operation of Z8 OTP devices may be affected by excessive noise surges on the  $V_{PP}$ , EPM,  $\overline{OE}$  pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP mode include the following:

- Using a clamping diode to  $V_{CC}$
- Adding a capacitor to the affected pin
- Enable EPROM/Test Mode Disable OTP option bit.

## Standard Mode

**XTAL** Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, RC network, or external single-phase clock to the on-chip oscillator input.

**XTAL2** Crystal 2 (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network to the on-chip oscillator output.

**R/W** Read/Write (output, write Low). The R/W signal is Low when the CCP is writing to the external program or data memory (Z86E43/743/E44 only).

**RESET** Reset (input, active Low). Reset will initialize the MCU. Reset is accomplished either through Power-On, Watchdog Timer reset, Stop Mode Recovery, or external reset. During Power-On Reset and Watchdog Timer Reset, the internally generated reset drives the reset pin low for the POR time. Any devices driving the reset line must be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. After the POR time,  $\overline{RESET}$  is a Schmitt-triggered input. ( $\overline{RESET}$  is available on Z86E43/743/E44 only.)


To avoid asynchronous and noisy reset problems, the Z86E43/743/E44 is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer. During the reset cycle, DS is held active Low while AS cycles at a rate of TpC/2. Program execution begins at location 000CH, 5-10 TpC cycles after  $\overline{RESET}$  is released. For Power-On Reset, the reset output time is 5 ms.

and P32 with reference to the voltage on P33. The analog function is enabled by setting the D1 of Port 3 Mode Register (P3M). The comparator output can be outputted from P34 and P37, respectively, by setting PCON register Bit D0 to 1 state. For the interrupt function, P30 and P33 are falling edge triggered interrupt inputs. P31 and P32 can be programmed as falling, rising or both edges triggered interrupt inputs (see [Figure 21](#)). Access to Counter/Timer 1 is made through P31 ( $T_{IN}$ ) and P36 ( $T_{OUT}$ ). Handshake times for Port 0, Port 1, and Port 2 are also available on Port 3 (see [Table 19](#)).

► **Note:** When enabling or disabling analog mode, the following is recommended:

1. Allow two NOP decays before reading this comparator output.
2. Disable global interrupts, switch to analog mode, clear interrupts, and then re-enable interrupts.
3. IRQ register bits 3 to 0 must be cleared after enabling analog mode.


► **Note:** P33-P30 differs from the Z86C33/C43/233/243 in that there is no clamping diode to  $V_{CC}$  due to the EPROM high-voltage circuits. Exceeding the  $V_{IH}$  maximum specification during standard operating mode may cause the device to enter EPROM mode.



**Figure 23. Data Memory Map**


**Register File.** The register file consists of three I/O port registers, 236/125 general-purpose registers, 15 control and status registers, and three system configuration registers in the expanded register group. The instructions can access registers directly or indirectly through an 8-bit address field. This allows a short 4-bit register address using the Register Pointer (see [Figure 24](#)). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

- **Note:** *Register Group E0-EF can only be accessed through working register and indirect addressing modes.*



\* Expanded Register Group (0) is selected in this figure by handling bits D3 to D0 as "0" in Register R253 (RP).

**Figure 25. Register Pointer**

**Figure 29. Oscillator Configuration**

**Power-On Reset (POR).** A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows  $V_{CC}$  and the oscillator circuit to stabilize before instruction execution begins.


The POR timer circuit is a one-shot timer triggered by one of three conditions:

1. Power fail to Power OK status
2. Stop Mode Recovery (if D5 of SMR=0)
3. WDT time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP mode Register (SMR) determines whether the POR timer is by-passed after Stop Mode Recovery (typical for an external clock and RC/LC oscillators with fast start up times).


**HALT.** Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT. In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, you must execute a NOP (Opcode = FFh) immediately before the appropriate sleep instruction, that is:

R240




**Figure 40. Reserved**

R241 Timer



**Figure 41. Timer Mode Register (F1<sub>h</sub>: Read/Write)**

R248 P01M



Reset Condition = 0100 1101B

For ROMless Condition = 1011 0110B

† Z86E33/733/E34 Must be 00

\* Default after Reset

**Figure 48. Port 0 and 1 Mode Register (F8<sub>h</sub> : Write Only)**

## Package Information




Figure 56. 40-PIN DIP Package Diagram




Figure 57. 44-PIN LQFP Package Diagram