

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	EBI/EMI
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e3412peg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

Architectural Overview
Features
Functional Block Diagram
Pin Description
Electrical Characteristics
Absolute Maximum Ratings
Standard Test Conditions
Capacitance
DC Electrical Characteristics
Handshake Timing Diagrams 3
Pin Functions
EPROM Programming Mode
Application Precaution
Standard Mode
Functional Description
Package Information
Ordering Information
Customer Support

PS022901-0508 Table of Contents

Architectural Overview

Zilog's Z86E33/733/E34, E43/743/E44 8-Bit One-Time Programmable (OTP) Microcontrollers are members of Zilog's single-chip Z8[®] MCU family featuring enhanced wake-up circuitry, programmable Watchdog Timers, Low Noise EMI options, and easy hardware/software system expansion capability.

Four basic address spaces support a wide range of memory configurations. The designer has access to three additional control registers that allow easy access to register mapped peripheral and I/O circuits.

For applications demanding powerful I/O capabilities, the Z86E33/733/E34 have 24 pins, and the Z86E43/743/E44 have 32 pins of dedicated input and output. These lines are grouped into four ports, eight lines per port, and are configurable under software control to provide timing, status signals, and parallel I/O with or without handshake, and address/data bus for interfacing external memory.



Note: All signals with an overline are active Low. For example, B/\overline{W} , for which WORD is active Low, and \overline{B}/W , for which BYTE is active Low.

Power connections follow these conventional descriptions:

Connection	Circuit	Device	
Power	V _{CC}	V_{DD}	
Ground	GND	V_{SS}	

Features

Table 1 lists the features of Z86E33/733/E34, E43/743/E44.

Table 1. Z86E33/733/E34, E43/743/E44 Features

Device	ROM (KB)	RAM ¹ (Bytes)	I/O Lines	Speed (MHz)
Z86E33	4	237	24	12
Z86733	8	237	24	12
Z86E34	16	237	24	12
Z86E43	4	236	32	12
Z86743	8	236	32	12

PS022901-0508 Architectural Overview

Table 5. 40-Pin DIP Package Pin Identification EPROM Mode (Continued)

Pin No	Symbol	Symbol Function	
30	/PGM	Prog. Mode	Input
31	GND	Ground	
32-34	NC	No Connection	
35-39	D0-D4	Data 0,1,2,3,4	Input/Output
40	NC	No Connection	

PS022901-0508 Pin Description




Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration

Table 8. 28-Pin DIP/SOIC/PLCC Pin Identification Standard Mode

Pin No	Symbol	Function	Direction
1-3	P25-P27	Port 2, Pins 5,6,	Input/Output
4-7	P04-P07	Port 0, Pins 4,5,6,7 In/Outp	out
8	V _{CC}	Power Supply	
9	XTAL2	Crystal Oscillator	Output
10	XTAL1	Crystal Oscillator	Input
11-13	P31-P33	Port 3, Pins 1,2,3	Input
14-15	P34-P35	Port 3, Pins 4,5	Output
16	P37	Port 3, Pin 7	Output
17	P36	Port 3, Pin 6	Output
18	P30	Port 3, Pin 0	Input
19-21	P00-P02	Port 0, Pins 0,1,2	Input/Output
22	V _{SS}	Ground	
23	P03	Port 0, Pin 3	Input/Output
24-28	P20-P24	Port 2, Pins 0,1,2,3,4	Input/Output

PS022901-0508 Pin Description

Table 12. DC Electrical Characteristics T_A = -40 °C to +105 °C (Continued)

Symbo I	Parameter	v _{cc} ¹	Min	Max	Typical @ 25°C	Units	Conditions	Notes
V _{OH1}	Output High	4.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	2
	Voltage	5.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	2
V _{OL}	Output Low	4.5V		0.4	0.2	V	I _{OL} = 1.0 mA	
	Voltage Low EMI Mode	5.5V		0.4	0.2	V	I _{OL} = 1.0 mA	
V _{OL1}	Output Low	4.5V		0.4	0.1	V	I _{OL} = +4.0 mA	2
	Voltage	5.5V		0.4	0.1	V	I _{OL} = +4.0 mA	2
V _{OL2}	Output Low	4.5V		1.2	0.5	V	I _{OL} = +12 mA	2
	Voltage			1.2	0.5	V	I _{OL} = +12 mA	2
V _{RH}	Reset Input	4.5V	.8 V _{CC}	V _{CC}	1.7	V		3
	High Voltage	5.5V	.8 V _{CC}	V _{CC}	2.1	V		3
V _{OLR}	Reset Output Low	4.5V		0.6	0.3	V	I _{OL} = 1.0 mA	3
	Voltage	5.5V		0.6	0.2	V	I _{OL} = 1.0 mA	3
V _{OFFSET}	Comparator Input Offset Voltage	4.5V		25	10	mV		
		5.5V		25	10	mV		
V _{ICR}	Input Common	4.5V	0	V _{CC} -1.5V		V		4
	Mode Voltage Range	5.5V	0	V _{CC} -1.5V		V		4
I _{IL}	Input	4.5V	-1	2	<1	μΑ	V _{IN} = 0V, V _{CC}	
	Leakage	5.5V	-1	2	<1	μΑ	V _{IN} = 0V, V _{CC}	
I _{OL}	Output	4.5V	-1	2	<1	μΑ	V _{IN} = 0V, V _{CC}	
	Leakage	5.5V	-1	2	<1	μΑ	V _{IN} = 0V, V _{CC}	
I _{IR}	Reset Input	4.5V	-18	-180	-112	μΑ		3
	Current	5.5V	-18	-180	-112	μΑ		3
I _{CC}	Supply	4.5V		20	15	mA	@ 12 MHz	5,6
	Current	5.5V		20	15	mA	@ 12 MHz	5,6
I _{CC1}	Standby Current	4.5V		6	2	mA	V _{IN} = 0V, V _{CC} @ 12 MHz	5,6
	HALT Mode	5.5V		6	4	mA	V _{IN} = 0V, V _{CC} @ 12 MHz	5,6




Figure 14. External I/O or Memory Read/Write Timing (Z86E43/743/E44 Only)

Table 13. DC Electrical Characteristics $T_A = 0$ °C to +70 °C, 12 MHz

No.	Symbol	Parameter	V_{CC}^{-1}	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to AS Rise Delay	3.5V	35		ns	2
			5.5V	35		ns	2
2	TdAS(A)	AS Rise to Address Float Delay	3.5V	45		ns	2
			5.5V	45		ns	2
3	TdAS(DR)	AS Rise to Read Data Req'd Valid	3.5V		250	ns	2,3
			5.5V		250	ns	2,3

Table 16. Additional Timing Table (Divide-By-One Mode) $T_A = -40$ °C to +105 °C (Continued)

•	Parameter	V _{CC} ¹	Min	Max	Min	Max	Units	Notes
TrC,TfC	Clock Input Rise & Fall	4.5V		25		25	ns	2,3,4
	Times	5.5V		25		25	ns	2,3,4
TwC	Input Clock Width	4.5V	100		100		ns	2,3,4
		5.5V	100		100		ns	2,3,4
TwTinL	Timer Input Low Width	4.5V	100		100		ns	2,3,4
		5.5V	70		70		ns	2,3,4
TwTinH	Timer Input High Width	4.5V	5TpC		5TpC			2,3,4
		5.5V	5TpC		5TpC			2,3,4
TpTin	Timer Input Period	4.5V	8TpC		8TpC			2,3,4
		5.5V	8TpC		8TpC			2,3,4
TrTin,	Timer Input Rise & Fall	4.5V		100		100	ns	2,3,4
Iflin	Timer	5.5V		100		100	ns	2,3,4
TwIL	Int. Request Low Time	4.5V	100		100		ns	2,3,4,5
		5.5V	70		70		ns	2,3,4,5
TwIL	Int. Request Low Time	4.5V	5TpC		5TpC			2,3,4,6
		5.5V	5TpC		5TpC			2,3,4,6
TwlH	Int. Request Input High	4.5V	5TpC		5TpC			2,3,4,5
	Time	5.5V	5TpC		5TpC			2,3,4,5
Twsm	Stop Mode Recovery	4.5V	12		12		ns	4,7
	Width Spec	5.5V	12		12		ns	4,7
Tost	Oscillator Startup Time	4.5V		5TpC		5TpC		4,7,8
		5.5V		5TpC		5TpC		4,7,8
	TwC TwTinL TwTinH TpTin TrTin, TfTin TwlL TwlL TwlH Twsm	Times TwC Input Clock Width TwTinL Timer Input Low Width TwTinH Timer Input High Width TpTin Timer Input Period TrTin, Timer Input Rise & Fall Timer TwIL Int. Request Low Time TwIL Int. Request Low Time TwIH Int. Request Input High Time Twsm Stop Mode Recovery Width Spec	Times 5.5V TwC Input Clock Width 4.5V 5.5V 5.5V TwTinL Timer Input Low Width 4.5V 5.5V 5.5V TwTinH Timer Input High Width 4.5V 5.5V 5.5V TrTin, Timer Input Rise & Fall Timer 4.5V TwIL Int. Request Low Time 4.5V TwIL Int. Request Low Time 4.5V 5.5V 5.5V TwIH Int. Request Input High Time 4.5V Twsm Stop Mode Recovery Width Spec 4.5V Tost Oscillator Startup Time 4.5V	Times 5.5V TwC Input Clock Width 4.5V 100 TwTinL Timer Input Low Width 4.5V 100 5.5V 70 TwTinH Timer Input High Width 4.5V 5TpC 5.5V 5TpC TpTin Timer Input Period 4.5V 8TpC 5.5V 8TpC 5.5V 8TpC TrTin, Timer Input Rise & Fall Timer 4.5V 5.5V TwIL Int. Request Low Time 4.5V 100 5.5V 70 5.5V 5TpC TwIH Int. Request Low Time 4.5V 5TpC Twsm Stop Mode Recovery Width Spec 4.5V 12 Tost Oscillator Startup Time 4.5V 12	Times 5.5V 25 TwC Input Clock Width 4.5V 100 TwTinL Timer Input Low Width 4.5V 100 TwTinH Timer Input High Width 4.5V 5TpC TwTinH Timer Input Period 4.5V 8TpC TpTin Timer Input Rise & Fall Timer 4.5V 100 TrTin, Timer Timer Input Rise & Fall Timer 4.5V 100 TwIL Int. Request Low Time 4.5V 100 TwIL Int. Request Low Time 4.5V 5TpC TwIH Int. Request Input High Time 4.5V 5TpC Twsm Stop Mode Recovery Width Spec 4.5V 12 Tost Oscillator Startup Time 4.5V 5TpC	Times 5.5V 25 TwC Input Clock Width 4.5V 100 100 TwTinL Timer Input Low Width 4.5V 100 100 TwTinL Timer Input Low Width 4.5V 100 100 TwTinH Timer Input High Width 4.5V 5TpC 5TpC 5.5V 5TpC 5TpC 5TpC TpTin Timer Input Period 4.5V 8TpC 8TpC TrTin, Timer Input Rise & Fall Timer 4.5V 8TpC 8TpC TwIL Int. Request Low Time 4.5V 100 100 TwIL Int. Request Low Time 4.5V 5TpC 5TpC TwIH Int. Request Input High Time 4.5V 5TpC 5TpC Twsm Stop Mode Recovery Width Spec 4.5V 12 12 Tost Oscillator Startup Time 4.5V 5TpC 5TpC	Times 5.5V 25 25 TwC Input Clock Width 4.5V 100 100 TwTinL Timer Input Low Width 4.5V 100 100 TwTinL Timer Input Low Width 4.5V 100 100 TwTinH Timer Input High Width 4.5V 5TpC 5TpC 5.5V 5TpC 5TpC 5TpC TpTin Timer Input Period 4.5V 8TpC 8TpC 5.5V 8TpC 8TpC 8TpC 5.5V 8TpC 8TpC 100 100 TrTin, Timer Timer Input Rise & Fall 4.5V 100 100 100 TwIL Int. Request Low Time 4.5V 100	Times 5.5V 25 25 ns TwC Input Clock Width 4.5V 100 100 ns TwTinL Timer Input Low Width 4.5V 100 100 ns TwTinH Timer Input High Width 4.5V 5TpC 5TpC TwTinH Timer Input High Width 4.5V 5TpC 5TpC TpTin Timer Input Period 4.5V 8TpC 8TpC TrTin, Tfirn Timer Input Rise & Fall Timer 4.5V 8TpC 8TpC TwIL Int. Request Low Time 4.5V 100 100 ns TwIL Int. Request Low Time 4.5V 100 100 ns TwIL Int. Request Low Time 4.5V 5TpC 5TpC TwIH Int. Request Input High Time 4.5V 5TpC 5TpC TwSm Stop Mode Recovery Width Spec 4.5V 12 12 ns Tost Oscillator Startup Time 4.5V 5TpC 5TpC 5TpC

Notes

- 1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.
- 2. Timing Reference uses 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$; for a logic 0.
- SMR D1 = 0.
- 4. Maximum frequency for internal system clock is 4 MHz when using Low EMI OSC PCON Bit D7=0.
- 5. Interrupt request via Port 3 (P31-P33).
- 6. Interrupt request via Port 3 (P30).
- 7. SMR-D5 = 1, POR STOP Mode Delay is on.
- 8. For RC and LC oscillator, and for oscillator driven by clock driver.

Table 17. Additional Timing Table (Divide by Two Mode) $T_A = 0$ °C to +70 °C (Continued)

No	Symbol	Parameter	V _{CC} ¹	Min	Max	Min	Max	Units	Conditions	Notes
4	TWTINL TIMET INPUT LOW	3.5V	70		70		ns		2,6,4	
		5.5V	70		70		ns		2,6,4	
5	TwTinH	Timer Input High	3.5V	5TpC		5TpC				2,6,4
		Width	5.5V	5TpC		5TpC				2,6,4
6	TpTin	Timer Input Period	3.5V	8TpC		8TpC				2,6,4
			5.5V	8TpC		8TpC				2,6,4
7	TrTin,	Timer Input Rise &	3.5V		100		100	ns		2,6,4
	TfTin	Fall Timer	5.5V		100		100	ns		2,6,4
8A	TwlL	Int. Request Low	3.5V	70		70		ns		2,6,4,5
		Time	5.5V	70		70		ns		2,6,4,5
8B	3 TwlL Int. Request Low	3.5V	5TpC		5TpC				2,6,4,5	
		Time	5.5V	5TpC		5TpC				2,6,4,5
9	TwlH	Int. Request Input	3.5V	5TpC		5TpC				2,6,4,5
		High Time	5.5V	5TpC		5TpC				2,6,4,5
10	Twsm	Stop Mode	3.5V	12		12		ns		6,7
		Recovery Width Spec	5.5V	12		12		ns		6,7
11	Tost	Oscillator Startup	3.5V		5TpC		5TpC			6,7
		Time	5.5V		5TpC		5TpC			6,7
12	Twdt	Watchdog Timer	3.5V	7		10		ms	D0 =0	8,9
		Delay Time Before	5.5V	3.5		5		ms	D1 = 0	5,11
		Timeout	3.5V	14		20		ms	D0 =1	5,11
			5.5V	7		10		ms	D1 = 0	5,11
			3.5V	28		40		ms	D1 = 0	5,11
			5.5V	14		20		ms	D1 = 1	5,11
			3.5V	112		160		ms	D0 = 1	5,11
			5.5V	56		80		ms	D1 = 1	5,11

Notes

- 1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.
- 2. Timing Reference uses 0.7 VC0 for a logic 1 and 0.2 VGC for a logic 0.
- 3. SMR D1 = 0.
- 4. SMR-D5 = 1, POR STOP Mode Delay is on
- 5. Interrupt request via Port 3 (P31-P33)
- 6. Interrupt request via Port 3 (P30).
- 7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0
- 8. Reg. WDTMR.
- 9. Using internal RC.

CLR Clear (active High). This pin resets the internal address counter at the High Level.

CLK Address Clock. This pin is a clock input. The internal address counter increases by one for each clock cycle.

Application Precaution

The production test-mode environment may be enabled accidentally during normal operation if excessive noise surges above V_{CC} occur on pins P31 and \overline{RESET} .

In addition, processor operation of Z8 OTP devices may be affected by excessive noise surges on the V_{pp} EPM, \overline{OE} pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP mode include the following:

- Using a clamping diode to V_{CC}
- Adding a capacitor to the affected pin
- Enable EPROM/Test Mode Disable OTP option bit.

Standard Mode

XTAL Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, RC network, or external single-phase clock to the on-chip oscillator input.

XTAL2 Crystal 2 (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network to the on-chip oscillator output.

 R/\overline{W} Read/Write (output, write Low). The R/\overline{W} signal is Low when the CCP is writing to the external program or data memory (Z86E43/743/E44 only).

RESET Reset (input, active Low). Reset will initialize the MCU. Reset is accomplished either through Power-On, Watchdog Timer reset, Stop Mode Recovery, or external reset. During Power-On Reset and Watchdog Timer Reset, the internally generated reset drives the reset pin low for the POR time. Any devices driving the reset line must be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. After the POR time, RESET is a Schmitt-triggered input. (RESET is available on Z86E43/743/E44 only.)

To avoid asynchronous and noisy reset problems, the Z86E43/743/E44 is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer. During the reset cycle, \overline{DS} is held active Low while \overline{AS} cycles at a rate of TpC/2. Program execution begins at location 000CH, 5-10 TpC cycles after \overline{RESET} is released. For Power-On Reset, the reset output time is 5 ms.

The Z86E43/743/E44 does not reset WDTMR, SMR, P2M, and P3M registers on a Stop-Mode Recovery operation.

 $\overline{\text{ROMless}}$ (input, active Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a Z86C90/C89 ROMless Z8. (Note that, when left unconnected or pulled High to V_{CC} , the device functions nor

Note: When using in ROM Mode in High EMI (noisy) environment, the ROMless pins should be connected directly to V_{CC} .

 \overline{DS} (output, active Low). Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of \overline{DS} . For WRITE operations, the falling edge of \overline{DS} indicates that output data is valid.

 \overline{AS} (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle for external memory transfer. Address output is from Port 0/Port 1 for all external programs. Memory address transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} is placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

Port 0 (P07-P00). Port 0 is an 8-bit, bidirectional, CMOS-compatible I/0 port. These eight I/O lines can be configured under software control as a nibble I/0 port, or as an address port for interfacing external memory. The input buffers are Schmitt-triggered and nibble programmed. Either nibble output that can be globally programmed as push-pull or opendrain. Low EMI output buffers can be globally programmed by the software. Port 0 can be placed under handshake control. In Handshake Mode, Port 3 lines P32 and P35 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to Port 0's upper nibble. The lower nibble must have the same direction as the upper nibble.

For external memory references, Port 0 provides address bits A11-A8 (lower nibble) or Al 5-A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. In ROMless mode, after a hardware reset, Port 0 is configured as address lines Al 5-A8, and extended timing is set to accommodate slow memory access. The initialization routine can include re-configuration to eliminate this extended timing mode. In ROM mode, Port 0 is defined as input after reset.

Port 0 can be set in the High-Impedance Mode if selected as an address output state, along with Port 1 and the control signals \overline{AS} , \overline{DS} , and R/W (Figure 18).

43

and P32 with reference to the voltage on P33. The analog function is enabled by setting the D1 of Port 3 Mode Register (P3M). The comparator output can be outputted from P34 and P37, respectively, by setting PCON register Bit D0 to 1 state. For the interrupt function, P30 and P33 are falling edge triggered interrupt inputs. P31 and P32 can be programmed as falling, rising or both edges triggered interrupt inputs (see Figure 21). Access to Counter/Timer 1 is made through P31 ($T_{\rm IN}$) and P36 ($T_{\rm OUT}$). Handshake tines for Port 0, Port 1, and Port 2 are also available on Port 3 (see Table 19).

- **Note:** When enabling or disabling analog mode, the following is recommended:
 - 1. Allow two NOP decays before reading this comparator output.
 - 2. Disable global interrupts, switch to analog mode, clear interrupts, and then re-enable interrupts.
 - 3. IRQ register bits 3 to 0 must be cleared after enabling analog mode.

Note: P33-P30 differs from the Z86C33/C43/233/243 in that there is no clamping diode to V_{CC} due to the EPROM high-voltage circuits. Exceeding the V_{IH} maximum specification during standard operating mode may cause the device to enter EPROM mode.




Figure 21. Port 3 Configuration

Functional Description

The MCU incorporates the following special functions to enhance the standard Z8 architecture to provide the user with increased design flexibility.

RESET. The device is reset in one of three ways:

- 1. Power-On Reset
- 2. Watchdog Timer
- 3. Stop Mode Recovery Source
- **Note:** Having the Auto Power-On Reset circuitry built-in, the MCU does not need to be connected to an external power-on reset circuit. The reset time is T_{POR} . The MCU does not re-initialize WDTMR, SMR, P2M, and P3M registers to their reset values on a Stop Mode Recovery operation.
- **Note:** The device V_{CC} must rise up to the operating V_{CC} specification before the T_{POR} expires.

Program Memory. The MCU can address up to 4/8/16 KB of Internal Program Memory (see Figure 22). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM mode, byte 12 (000Ch) to address 4095 (0FFFh)/8191 (1FFFh)/16384 (3FFFh), consists of programmable EPROM. After reset, the program counter points at the address 000Ch, which is the starting address of the user program.

In ROMless mode, the Z86E43/743/E44 can address up to 64 KB of External Program Memory. The ROM/ROMless option is only available on the 44-pin devices.

RAM Protect. The upper portion of the RAM's address spaces 80h to EFh (excluding the control registers) can be protected from reading and writing. This option can be selected during the EPROM Programming Mode. After this option is selected, the user can activate this feature from the internal EPROM. D6 of the IMR control register (R251) is used to turn off/on the RAM protect by loading a 0 or 1, respectively. A "1" in D6 indicates RAM Protect enabled.

Stack. The Z86E43/743/E44 external data memory or the internal register file can be used for the stack. The 16-bit Stack Pointer (R254-R255) is used for the external stack, which can reside anywhere in the data memory for ROMless mode, but only from 4096/8192/ 16384 to 65535 in ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack on the Z8 that resides within the 236 general-purpose registers (R4-R239). SPH (R254) can be used as a general-purpose register when using internal stack only. R254 and R255 are set to 00H after any reset or Stop Mode Recovery.

Counter/Timers. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The Ti prescaler is driven by internal or external clock sources; however, the TO prescaler is driven by the internal clock only (see Figure 27).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256), that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching one (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 serves as a timer output (T_{OUT}) through which T0, T1, or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.

Reset and initially enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT is driven either by an on-board RC oscillator or an external oscillator from XTAL1 pin. The POR clock source is selected with bit 4 of the WDT register.

Note: Execution of the WDT instruction affects the Z (Zero), S (Sign), and V (Overflow) flags.

WDT Time-Out Period (D0 and D1). Bits 0 and 1 control a tap circuit that determines the time-out periods that can be obtained (Table 23). The default value of DO and Dl are 1 and 0, respectively.

Table 23. Time-out Period of WDT

D1	DO	Time-out of th Internal RC OSC	e Time-out of the System Clock
0	0	5 ms	128 SCLK
0	1	10 ms ¹	256 SCLK ¹
1	0	20 ms	512 SCLK
1	1	80 ms	2048 SCLK
Note: T	he default set	ting is 10 ms.	

WDT During HALT Mode (D2). This bit determines whether or not the WDT is active during HALT Mode. A "1" indicates that the WDT is active during HALT. A "0" disables the WDT in HALT Mode. The default value is "1". WDT During STOP Mode (D3). This bit determines whether or not the WDT is active during STOP mode. A "1" indicates active during STOP. A "0" disables the WDT during STOP Mode. This is applicable only when the WDT clock source is the internal RC oscillator.

Clock Source For WDT (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1, and the WDT is stopped in STOP Mode. The default configuration of this bit is 0, which selects the RC oscillator.

Permanent WDT. When this feature is enabled, the WDT is enabled after reset and will operate in Run and HALT Mode. The control bits in the WDTMR do not affect the WDT operation. If the clock source of the WDT is the internal RC oscillator, then the WDT will run in STOP mode. If the clock source of the WDT is the XTAL1 pin, then the WDT will not run in STOP mode.

zilog

RESET 4 Clock Clear 18 Clock RESET Filter RESET CLK Generator Internal RESET WDT Select SELECT WDT TAP (WDTMR) **CLK Source** Select (WDTMR) 5ms POR CLK 5ms15ms25ms100ms XTAL M U X WDT/POR Counter Chain Internal RC OSC 2V Operating $V_{DD} \\ V_{LV}$ Voltage Det.

Figure 34. Resets and WDT


 $\overline{\text{WDT}}$

From STOP Mode Recovery Source STOP Delay Select (SMR)

Auto Reset Voltage. An on-board Voltage Comparator checks that V_{CC} is at the required level to ensure correct operation of the device. Reset is globally driven if V_{CC} is below VLV (Figure 35).




68



^{*} Default setting after RESET

Figure 38. Watchdog Timer Mode Register (Write Only)



Note: Not used in conjunction with SMR Source

Figure 39. Stop Mode Recovery Register2 (Write Only)

R247 P3M D6 D5 D4 D3 D2 D1 D0 0 Port 2 Pull-Ups Open Drain 1 Port 2 Push-Pull Active 0 P31, P32 Digital Mode 1 P31, P32 Analog Mode 0 P32 = Input P35 = Output $1 P32 = \overline{DAV0}/RDY0$ P35 = DAV0/RDY00 P33 = Input P34 = Output 01 P33 = <u>Inp</u>ut 10 P34 = <u>DM</u> $11 P33 = \overline{DAV1}/RDY1$ $P34 = RDY0/\overline{DAV0}$ $0 P31 = Input (T_{IN})$ $P36 = \underline{Output} (T_{OUT})$ $1 P31 = \overline{DAV2}/RDY2$ $P36 = RDY2/\overline{DAV2}$ 0 P30 = Input P37 = Output Reserved (Must be 0) Default After Reset = 00h † Z86E33/733/E34 Must be 00

Figure 47. Port 3 Mode Register (F7_h: Write Only)

R253 RP

D7 D6 D5 D4 D3 D2 D1 D0

Expanded Register File

Working Register Pointer

Default After Reset = 00h

Figure 53. Register Pointer (FD_h: Read/Write)




Figure 54. Stack Pointer High (FE_h: Read/Write)





Figure 55. Stack Pointer Low (FF_h: Read/Write)



SYMBOL	OPT #	MILLIN	METER	INC	H
3 I MDOL	011 #	MIN	MAX	MIN	MAX
A1		0.38	1.02	.015	.040
A2		3.18	4.19	.125	.165
В		0.38	0.53	.015	.021
B1	01	1.40	1.65	.055	.065
ρı	02	1.14	1.40	.045	.055
С		0.23	0.38	.009	.015
D	01	36.58	37.34	1.440	1.470
	02	35.31	35.94	1.390	1.415
E		15.24	15.75	.600	.620
E1	01	13.59	14.10	.535	.555
E1	02	12.83	13.08	.505	.515
е		2.54	TYP	.100	TYP
eA		15.49	16.76	.610	.660
L		3.05	3.81	.120	.150
Q1	01	1.40	1.91	.055	.075
Q1	02	1.40	1.78	.055	.070
_	01	1.52	2.29	.060	.090
S	02	1.02	1.52	.040	.060

CONTROLLING DIMENSIONS : INCH

OPTION TABLE	
OPTION #	PACKAGE
01	STANDARD
02	IDF

Figure 58. 28-Pin DIP Package Diagram




Figure 59. 28-Pin SOIC Package Diagram