



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	EBI/EMI
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e3412vsg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

zilog | III

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.


Date	Revision Level	Description	Page No
May 2008	01	Original issue.	All

Table 1. Z86E33/733/E34, E43/743/E44 Features (Continued)

Device	ROM (KB)	RAM ¹ (Bytes)	I/O Lines	Speed (MHz)
Z86E44	16	236	32	12
¹ General-Purpos	se			

- Standard Temperature ($V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$)
- Extended Temperature ($V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$)
- Available Packages:
 - 28-Pin DIP/SOIC/PLCC OTP (E33/733/E34)
 - 40-Pin DIP OTP (E43/743/E44)
 - 44-Pin PLCC/LQFP OTP (E43/743/E44)
- Software Enabled Watchdog Timer (WDT)
- Push-Pull/Open-Drain Programmable on Port 0, Port 1, and Port 2
- 24/32 Input/Output Lines
- Clock-Free WDT Reset
- Auto Power-On Reset (POR)
- Programmable OTP Options:
 - RC Oscillator
 - EPROM Protect
 - Auto Latch Disable
 - Permanently Enabled WDT
 - Crystal Oscillator Feedback Resistor Disable
 - RAM Protect
- Low-Power Consumption: 60 mW
- Fast Instruction Pointer: 0.75 µs
- Two Standby Modes: STOP and HALT
- Digital Inputs CMOS Levels, Schmitt-Triggered
- Software Programmable Low EMI Mode
- Two Programmable 8-Bit Counter/Timers Each with a 6-Bit Programmable Prescaler
- Six Vectored, Priority Interrupts from Six Different Sources
- Two Comparators

Zilog[®],





Pin No Symbol		Function	Direction
1-2	GND	Ground	
3-4	P12-P13	Port 1, Pins 2,3	Input/Output
5	P03	Port 0, Pin 3	Input/Output
6-10	P20-P24	Port 2, Pins 0,1,2,3,4	Input/Output
11	DS	Data Strobe	Output
12	NC	No Connection	
13	R/W	Read/Write	Output
14-16	P25-P27	Port 2, Pins 5,6,7	Input/Output
17-19	P04-P06	Port 0, Pins 4,5,6	Input/Output
20-21	P14-P15	Port 1, Pins 4,5	Input/Output
22	P07	Port 0, Pin 7	Input/Output
23-24	V _{CC}	Power Supply	
25-26	P16-P17	Port 1, Pins 6,7	Input/Output

zilog ₁₂

Pin No	Symbol	Function	Direction
30	/PGM	Prog. Mode	Input
31	GND	Ground	
32-34	NC	No Connection	
35-39	D0-D4	Data 0,1,2,3,4	Input/Output
40	NC	No Connection	

Table 5. 40-Pin DIP Package Pin Identification EPROM Mode (Continued)

zilog ₁₆

Table 7. 44-Pin LQFP Pin Identification EPROM Programming Mode (Continued)

Pin No	Symbol	Function	Direction
33-37	D0-D4	Data 0,1,2,3,4	Input/Output
38-40	NC	No Connection	
41-43	D5-D7	Data 5,6,7	Input/Output
44	NC	No Connection	

PS022901-0508

Zilog²³

Symbol	Parameter	V _{cc} ¹	Min	Max	Typical @ 25°C	Units	Conditions	Notes
V _{OFFSET}	Comparator	3.5V		25	10	mV		
	Input Offset Voltage	5.5V		25	10	mV		
V _{ICR}	Input Common	3.5V	0	V _{CC} -1.0V	,	V		4
	Mode Voltage Range	5.5V	0	V _{CC} -1.0V	,	V		4
IIL	Input	3.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
	Leakage	5.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
I _{OL}	Output	3.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
	Leakage	5.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
I _{IR}	Reset Input	3.5V	-20	-130	-65	μA		
	Current	5.5V	-20	-180	-112	μA		
I _{CC}	Supply	3.5V		15	5	mA	@ 12 MHz @ 12 MHz	5,6
	Current	5.5V		20	15	mA		5,6
I _{CC1}	Standby	3.5V		4	2	mA	$V_{IN} = 0V, V_{CC}$	5,6
	Current HALT Mode	5.5V		6	4	mA	@ 12 MHz	5,6
		3.5V		3	1.5	mA	Clock Divide by	5,6
		5.5V		5	3	mA	[–] 16 @ 12 MHz	5,6
CC2	Standby Current	3.5V		10	2	μA	$V_{IN} = 0V, V_{CC}$	7,8,9
	STOP Mode	5.5V		10	3	μA	$V_{IN} = 0V, V_{CC}$	7,8,9
		3.5V		15	7	μA	$V_{IN} = 0V, V_{CC}$	7,8
		5.5V		30	10	μA	$V_{IN} = 0V, V_{CC}$	7,8
ALL	Auto Latch Low	3.0V	0.7	8	2.4	μA	$0V < V_{IN} < V_{CC}$	10
	Current	5.5V	1.4	15	4.7	μA	$0V < V_{IN} < V_{CC}$	10
ALH	Auto Latch High	3.5V	-0.6	-5	-1.8	μA	$0V < V_{IN} < V_{CC}$	10
	Current	5.5V	-1	-8	-3.8	μA	$0V < V_{IN} < V_{CC}$	10

Table 11. DC Electrical Characteristics $T_A = 0$ °C to +70 °C (Continued)

Zilog 24

Table 11. DC Electrical Characteristics T_A = 0 °C to +70 °C (Continued)

Symbol	Parameter	V _{cc} ¹	Min	Max	Typical @ 25°C		Conditions	Notes
T _{POR}	Power-On Reset	3.5V	2.0 ms	24	7	ms		
		5.5V	1.0 ms	13	4	ms		
V _{LV}	Auto Reset Voltage	9	2.3	3.0	2.8	V		11,12

Notes

1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V

- 2. STD Mode (not Low EMI Mode)
- 3. Z86E43/743/E44 only.
- 4. For analog comparator inputs when analog comparators are enabled
- 5. All outputs unloaded, I/O pins floating, inputs at rail.
- 6. CL1=CL2=22 pF.
- 7. Same as note 5 except inputs at $\rm V_{CC}$ 8. Clock must be forced Low, when XTAL1 is clock driven and XTAL2
- 9. WDT running
- 10. Auto Latch (mask option) selected.
- 11. Device does function down to the Auto Reset voltage
- 12. Max. temperature is 70 °C

Table 12. DC Electrical Characteristics T_A= -40 °C to +105 °C

Symbo I	Parameter	V _{cc} ¹	Min	Max	Typical @ 25°C	Units	Conditions	Notes
V _{CH}	Clock Input	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V	Driven by	
	High Voltage	5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V	External Clock Generator	
V _{CL}	Clock Input	4.5V	GND -0.3	0.2 V _{CC}	1.5	V	Driven by	
	Low Voltage	5.5V	GND -0.3	0.2 V _{CC}	1.5	V	External Clock Generator	
V _{IH}	Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
		5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
V _{IL}	Input Low Voltage	4.5V	GND -0.3	0.2 V _{CC}	1.5	V		
		5.5V	GND -0.3	0.2 V _{CC}	1.5	V		
V _{OH}	Output High	4.5V	V _{CC} -0.4		4.8		I _{OH} = -0.5 mA	2
0.11	Voltage Low EMI Mode	5.5V	V _{CC} -0.4		4.8		I _{OH} = -0.5 mA	2

Zilog¹₂₆

Symbo I	Parameter	V _{cc} ¹	Min	Мах	Typical @ 25°C	Units	Conditions	Notes
I _{CC2}	Standby Current	4.5V		10	2	μA	$V_{IN} = 0V, V_{CC}$	7,8,9
	STOP Mode	5.5V		10	3	μA	$V_{IN} = 0V, V_{CC}$	7,8,9
		4.5V		40	10	μA	$V_{IN} = 0V, V_{CC}$	7,8
		5.5V		40	10	μA	$V_{IN} = 0V, V_{CC}$	7,8
I _{ALL}	Auto Latch Low Current	4.5V	1.4	20	4.7	μA	$0V < V_{IN} < V_{CC}$	10
		5.5V	1.4	20	4.7	μA	$0V < V_{IN} < V_{CC}$	10
I _{ALH}	Auto Latch High Current	4.5V	-1.0	-10	-3.8	μA	$0V < V_{IN} < V_{CC}$	10
		5.5V	-1.0	-10	-3.8	μA	$0V < V_{IN} < V_{CC}$	10
T _{POR}	Power-On Reset	4.5V	1.0	14	4	ms		
		5.5V	1.0	14	4	ms		
V _{LV}	Auto Reset Voltage	9	2.0	3.3	2.8	V		11

Table 12. DC Electrical Characteristics T_A= -40 °C to +105 °C (Continued)

Notes

1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

2. STD Mode (not Low EMI Mode).

3. Z86E43/743/E44 only.

4. For analog comparator inputs when analog comparators are enabled.

5. All outputs unloaded, I/O pins floating, inputs at rail.

- 6. CL1=CL2=22 pF.
- Same as note 5 except inputs at V_{CC}.
 Clock must be forced Low, when XTAL1 is clock driven and XTAL2.
- 9. WDT is not running.
- 10. Auto Latch (mask option) selected.
- 11. Device does function down to the Auto Reset voltage.






Figure 15. Additional Timing Diagram

Table 15. Additional Timing Table (Divide-By-One Mode) $T_A = 0$ °C to +70 °C

No	Symbol	Parameter	V _{cc} ¹	Min	Мах	Min	Мах	Units	Notes
1	ТрС	Input Clock Period	3.5V	250	DC	166	DC	ns	2,3,4
			5.5V	250	DC	166	DC	ns	2,3,4
2	2 TrC,TfC	,	3.5V		25		25	ns	2,3,4
	Times	5.5V		25		25	ns	2,3,4	
3	TwC	Input Clock Width	3.5V	100		100		ns	2,3,4
			5.5V	100		100		ns	2,3,4
4	TwTinL	L Timer Input Low Width		100		100		ns	2,3,4
			5.5V	70		70		ns	2,3,4

zilog[°] 36

No	Symbol	Parameter	V _{CC} ¹	Min	Мах	Min	Мах	Units	Conditions	Notes
1 TpC	ТрС	Input Clock Period	3.5V	62.5	DC	250	DC	ns		2,6,4
			5.5V	62.5	DC	250	DC	ns		2,6,4
2	2 TrC,TfC	Clock Input Rise & Fall Times	3.5V		15		25	ns		2,6,4
			5.5V		15		25	ns		2,6,4
3	3 TwC	Input Clock Width	3.5V	31		31		ns		2,6,4
			5.5V	31		31		ns		2,6,4
4	TwTinL	Timer Input Low Width	3.5V	70		70		ns		2,6,4
			5.5V	70		70		ns		2,6,4
5	TwTinH	Timer Input High Width	3.5V	5TpC		5TpC				2,6,4
			5.5V	5TpC		5TpC				2,6,4
6	6 TpTin	Timer Input Period	3.5V	8TpC		8TpC				2,6,4
			5.5V	8TpC		8TpC				2,6,4
7	TrTin,	Timer Input Rise &	3.5V		100		100	ns		2,6,4
	TfTin	Fall Timer	5.5V		100		100	ns		2,6,4
8A	A TwIL	Int. Request Low Time	3.5V	70		70		ns		2,6,4,5
			5.5V	70		70		ns		2,6,4,5
8B	TwIL	Int. Request Low Time	3.5V	5TpC		5TpC				2,6,4,5
			5.5V	5TpC		5TpC				2,6,4,5
9	TwlH	Int. Request Input High Time	3.5V	5TpC		5TpC				2,6,4,5
			5.5V	5TpC		5TpC				2,6,4,5
10	0 Twsm	Stop Mode	3.5V	12		12		ns		6,7
		Recovery Width Spec		12		12		ns		6,7
11	Tost	Oscillator Startup Time	3.5V		5TpC		5TpC			6,7
			5.5V		5TpC		5TpC			6,7

Table 18. Additional Timing Table (Divide by Two Mode) $T_A = -40 \degree C$ to +105 $\degree C$

The Z86E43/743/E44 does not reset WDTMR, SMR, P2M, and P3M registers on a Stop-Mode Recovery operation.

ROMless (input, active Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a Z86C90/C89 ROMless Z8. (Note that, when left unconnected or pulled High to V_{CC} , the device functions nor

Note: When using in ROM Mode in High EMI (noisy) environment, the ROMless pins should be connected directly to V_{CC} .

 $\overline{\mathbf{DS}}$ (output, active Low). Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of $\overline{\mathbf{DS}}$. For WRITE operations, the falling edge of $\overline{\mathbf{DS}}$ indicates that output data is valid.

AS (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle for external memory transfer. Address output is from Port 0/Port 1 for all external programs. Memory address transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} is placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

Port 0 (P07-P00). Port 0 is an 8-bit, bidirectional, CMOS-compatible I/0 port. These eight I/O lines can be configured under software control as a nibble I/0 port, or as an address port for interfacing external memory. The input buffers are Schmitt-triggered and nibble programmed. Either nibble output that can be globally programmed as push-pull or opendrain. Low EMI output buffers can be globally programmed by the software. Port 0 can be placed under handshake control. In Handshake Mode, Port 3 lines P32 and P35 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to Port 0's upper nibble. The lower nibble must have the same direction as the upper nibble.

For external memory references, Port 0 provides address bits A11-A8 (lower nibble) or Al 5-A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. In ROMless mode, after a hardware reset, Port 0 is configured as address lines Al 5-A8, and extended timing is set to accommodate slow memory access. The initialization routine can include re-configuration to eliminate this extended timing mode. In ROM mode, Port 0 is defined as input after reset.

Port 0 can be set in the High-Impedance Mode if selected as an address output state, along with Port 1 and the control signals \overline{AS} , \overline{DS} , and R/\overline{W} (Figure 18).

zilog 4





Figure 18. Port 0 Configuration

Port 1 (P17-P10). Port 1 is an 8-bit, bidirectional, CMOS-compatible port with multiplexed Address (A7-A0) and Data (D7-D0) ports. These eight I/O lines can be programmed as inputs or outputs or can be configured under software control as an Address/ Data port for interfacing external memory. The input buffers are Schmitt-triggered and the output buffers can be globally programmed as either push-pull or open-drain. Low EMI output buffers can be globally programmed by the software. Port 1 can be placed under handshake control. In this configuration, Port 3, lines P33 and P34 are used as the handshake controls RDY1 and DAV1 (Ready and Data Available). To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 outputs the additional lines (see Figure 19).

zilog ₅₀



* Expanded Register Group (0) is selected in this figure by handling bits D3 to D0 as "0" in Register R253 (RP).

Figure 25. Register Pointer

RAM Protect. The upper portion of the RAM's address spaces 80h to EFh (excluding the control registers) can be protected from reading and writing. This option can be selected during the EPROM Programming Mode. After this option is selected, the user can activate this feature from the internal EPROM. D6 of the IMR control register (R251) is used to turn off/on the RAM protect by loading a 0 or 1, respectively. A "1" in D6 indicates RAM Protect enabled.

Stack. The Z86E43/743/E44 external data memory or the internal register file can be used for the stack. The 16-bit Stack Pointer (R254-R255) is used for the external stack, which can reside anywhere in the data memory for ROMless mode, but only from 4096/8192/16384 to 65535 in ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack on the Z8 that resides within the 236 general-purpose registers (R4-R239). SPH (R254) can be used as a general-purpose register when using internal stack only. R254 and R255 are set to 00H after any reset or Stop Mode Recovery.

Counter/Timers. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The Ti prescaler is driven by internal or external clock sources; however, the TO prescaler is driven by the internal clock only (see Figure 27).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256), that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching one (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 serves as a timer output (T_{OUT}) through which T0, T1, or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority Register (IPR). An interrupt machine cycle is activated when an interrupt request is granted. Thus, disabling all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests need service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling or both edge triggered, and are programmable by the user. The software may poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in bits D7 and D6 of the IRQ Register (R250). The configuration is shown in Table 21.

	IRO	Inte	Interrupt Edge			
D7	D6	P31	P32			
0	0	F	F			
0	1	F	R			
1	0	R	F			
1	1	R/F	R/F			
	= Falling Edge = Rising Edge					

Table 21. IRQ Register Configuration

Clock. The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, RC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 10 kHz to 16 MHz max, with a series resistance (RS) less than or equal to 100Ω .

The crystal should be connected across XTAL1 and XTAL2 using the vendor's recommended capacitor values from each pin directly to device pin Ground. The RC oscillator option can be selected in the programming mode. The RC oscillator configuration must be an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to Ground (Table 29).

Table 22. Stop Mode Recovery Source

D4	D3	D2	SMR Source selection			
0	0	0	POR recovery only			
0	0	1	P30 transition			
0	1	0	P31 transition (Not in analog mode)			
0	1	1	P32 transition (Not in analog mode)			
1	0	0	P33 transition (Not in analog mode)			
1	0	1	P27 transition			
1	1	0	Logical NOR of Port 2 bits 0-3			
1	1	1	Logical NOR of Port 2 bits 0-7			
-						

Stop Mode Recovery Delay Select (D5). The 5 ms RESET delay after Stop Mode Recovery is disabled by programming this bit to a zero. A "1" in this bit will cause a 5 ms RESET delay after Stop Mode Recovery. The default condition of this bit is 1. If the fast wake up mode is selected, the Stop Mode Recovery source needs to be kept active for at least 5TpC.

Stop Mode Recovery Level Select (D6). A "1" in this bit defines that a high level on any one of the recovery sources wakes the MCU from STOP Mode. A 0 defines low level recovery. The default value is 0.

Cold or Warm Start (D7). This bit is set by the device upon entering STOP Mode. A "0" in this bit indicates that the device has been reset by POR (cold). A "1" in this bit indicates the device was awakened by a SMR source (warm).

Stop Mode Recovery Register 2 (SMR2). This register contains additional Stop Mode Recovery sources. When the Stop Mode Recovery sources are selected in this register then SMR Register Bits D2, D3, and D4 must be 0.


SMR:10		Operation		
D1	DO	Description of Action		
0	0	POR and/or external reset recovery		
0	1	Logical AND of P20 through P23		
1	0	Logical AND of P20 through P27		

Watchdog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is disabled after Power-On



Z8 Control Register Diagrams


Ordering Information



* Default Setting After Reset † Must be set to "1" for Z86E33/733/E34

Figure 36. Port Configuration Register (PCON) (Write Only)


Zilog ₇₃



Reset Condition = 0100 1101B For ROMless Condition = 1011 0110B † Z86E33/733/E34 Must be 00 * Default after Reset

Figure 48. Port 0 and 1 Mode Register (F8_h: Write Only)






Default After Reset = 00h


Figure 53. Register Pointer (FD_h: Read/Write)











Default After Reset = 00h



zilog ₇₉

Ordering Information

Table 24.Ordering Information

Z86E3312PSC	12	PDIP	
		r Dir	28
Z86E3312SCC	12	SOIC	28
Z86E3312PSC	12	PLCC	28
Z86E3412PEC	12	PDIP	28
Z86E3412PSC	12	PDIP	28
Z86E3412SSC	12	SOIC	28
Z86E3412VSC	12	PLCC	28
Z86E4312FSC	12	LQFP	44
Z86E4312PSC	12	PDIP	40
Z86E4312VSC	12	PLCC	44
Z86E4412FSC	12	LQFP	44
Z86E4412PEC	12	PDIP	40
Z86E4412PSC	12	PDIP	40
Z86E4412VSC	12	PLCC	44
Z8673312PSC	12	PDIP	28
Z8673312SSC	12	SOIC	28
Z8673312VSC	12	PLCC	28
Z8674312FSC	12	LQFP	44
Z8674312PSC	12	PDIP	40
Z8674312VSC	12	PLCC	44