E·XFL

Zilog - Z86E4312FSC00TR Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	EBI/EMI
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	•
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e4312fsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

zilog ₁₀

Pin No	Symbol	Function	Direction
18	RESET	Reset	Input
19	P35	Port 3, Pin 5	Output
20	P37	Port 3, Pin 7	Output
21	P36	Port 3, Pin 6	Output
22	P30	Port 3, Pin 0	Input
23-24	P00-P01	Port 0, Pin 0,1	Input/Output
25-26	P10-P11	Port 1, Pins 0,1	Input/Output
27	P02	Port 0, Pin 2	Input/Output
28-29	GND	Ground	
30-31	P12-P13	Port 1, Pins 2,3	Input/Output
32	P03	Port 0, Pin 3	Input/Output
33-37	P20-24	Port 2, Pins 0,1,2,3,4	Input/Output
38	DS	Data Strobe	Output
39	NC	No Connection	
40	R/W	Read/Write	Output
41-43	P25-P27	Port 2, Pins 5,6,7	Input/Output
44	P04	Port 0, Pin 4	Input/Output

Table 4. 44-Pin LQFP Pin Identification (Continued)

zilog ₁₆

Table 7. 44-Pin LQFP Pin Identification EPROM Programming Mode (Continued)

Pin No	Symbol	Function	Direction
33-37	D0-D4	Data 0,1,2,3,4	Input/Output
38-40	NC	No Connection	
41-43	D5-D7	Data 5,6,7	Input/Output
44	NC	No Connection	

PS022901-0508









Figure 11. EPROM Programming Mode 28-Pin DIP/SOIC Pin Configuration







Pin #	Symbol	Function	Direction
1-3	-3 D5-D7 Data 5,6,7		Input/Output
4-7	NC	No Connection	
8	V _{CC}	Power Supply	
9	NC	No connection	
10	CE	Chip Select	Input
11	OE	Output Enable	Input
12	EPM	EPROM Prog. Mode	Input
13	V _{PP}	Prog. Voltage	Input
14-18	NC	No Connection	
19	CLR	Clear	
20	CLK	Clock	
21	/PGM	Prog. Mode	Input
22	V _{SS}	Ground	
23	NC	No Connection	
24-28	D0-D4	Data 0,1,2,3,4	Input/Output

Table 9. 28-Pin El	PROM Pin	Identification	EPROM	Mode
--------------------	----------	----------------	-------	------

zilog 25

Symbo I	Parameter	V _{cc} ¹	Min	Max	Typical @ 25°C	Units	Conditions	Notes
V _{OH1}	Output High	4.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	2
	Voltage		V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	2
V _{OL}	Output Low	4.5V		0.4	0.2	V	I _{OL} = 1.0 mA	
	Voltage Low EMI Mode	5.5V		0.4	0.2	V	I _{OL} = 1.0 mA	
V _{OL1}	Output Low	4.5V		0.4	0.1	V	I _{OL} = +4.0 mA	2
	Voltage	5.5V		0.4	0.1	V	I _{OL} = +4.0 mA	2
V _{OL2}	Output Low	4.5V		1.2	0.5	V	I _{OL} = +12 mA	2
	Voltage	5.5V		1.2	0.5	V	I _{OL} = +12 mA	2
V _{RH}	Reset Input	4.5V	.8 V _{CC}	V _{CC}	1.7	V		3
	High Voltage	5.5V	.8 V _{CC}	V _{CC}	2.1	V		3
V _{OLR}	Reset Output Low	4.5V		0.6	0.3	V	I _{OL} = 1.0 mA	3
	Voltage	5.5V		0.6	0.2	V	I _{OL} = 1.0 mA	3
V _{OFFSET}	Comparator	4.5V		25	10	mV		
	Input Offset Voltage	5.5V		25	10	mV		
V _{ICR}	Input Common	4.5V	0	V _{CC} -1.5V	,	V		4
	Mode Voltage Range	5.5V	0	V _{CC} -1.5V	,	V		4
I	Input	4.5V	-1	2	<1	μA	V_{IN} = 0V, V_{CC}	
	Leakage	5.5V	-1	2	<1	μA	V_{IN} = 0V, V_{CC}	
I _{OL}	Output	4.5V	-1	2	<1	μA	V_{IN} = 0V, V_{CC}	
	Leakage	5.5V	-1	2	<1	μA	V_{IN} = 0V, V_{CC}	
I _{IR}	Reset Input	4.5V	-18	-180	-112	μA		3
	Current	5.5V	-18	-180	-112	μA		3
I _{CC}	Supply	4.5V		20	15	mA	@ 12 MHz	5,6
	Current	5.5V		20	15	mA	@ 12 MHz	5,6
I _{CC1}	Standby Current	4.5V		6	2	mA	V _{IN} = 0V, V _{CC} @ 12 MHz	5,6
	HALT Mode	5.5V		6	4	mA	V _{IN} = 0V, V _{CC} @ 12 MHz	5,6

Table 12. DC Electrical Characteristics T_A = -40 °C to +105 °C (Continued)

Zilog[°] 27



Figure 14. External I/O or Memory Read/Write Timing (Z86E43/743/E44 Only)

Table 13. DC Electrical Characteristics T_A	= 0 °C to +70 °C, 12 MHz
---	--------------------------

No.	Symbol	Parameter	V _{CC} ¹	Min	Мах	Units	Notes
1	TdA(AS)	Address Valid to $\overline{\text{AS}}$ Rise Delay	3.5V	35		ns	2
			5.5V	35		ns	2
2	TdAS(A)	AS Rise to Address Float Delay	3.5V	45		ns	2
			5.5V	45		ns	2
3	TdAS(DR)	AS Rise to Read Data Req'd Valid	3.5V		250	ns	2,3
			5.5V		250	ns	2,3

Zilog[°] 29

Table 13. DC Electrical Characteristics $T_A = 0$ °C to +70 °C, 12 MHz (Continued)

No.	Symbol	Parameter	V _{CC} ¹	Min	Max	Units	Notes
18	TdDM(AS)	DM Valid to AS Rise Delay	3.5V	35		ns	2
			5.5V	35		ns	2
19	ThDS(AS)	DS Valid to Address Valid Hold Time	3.5V	35		ns	2
			5.5V	35		ns	2

Notes

1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

- 2. Timing numbers given are for minimum TpC.
- 3. When using extended memory timing, add 2 TpC

Standard Test Load All timing references use 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.

Table 14. DC Electrical Characteristics $T_A = -40$ °C to +105 °C, 12 MHz

No.	Symbol	Parameter	V _{cc} ¹	Min	Мах	Units	Notes
1	TdA(AS)	Address Valid to AS Rise Delay	4.5V	35		ns	2
			5.5V	35		ns	2
2	TdAS(A)	AS Rise to Address Float Delay	4.5V	45		ns	2
			5.5V	45		ns	2
3	TdAS(DR)	AS Rise to Read Data Req'd Valid	4.5V		250	ns	2,3
			5.5V		250	ns	2,3
4	TwAS	AS Low Width	4.5V	55		ns	2
			5.5V	55		ns	2
5	TdAS(DS)	Address Float to $\overline{\text{DS}}$ Fall	4.5V	0		ns	
			5.5V	0		ns	
6	TwDSR	DS (Read) Low Width	4.5V	200		ns	2,3
			5.5V	200		ns	2,3
7	TwDSW	DS (Write) Low Width	4.5V	110		ns	2,3
			5.5V	110		ns	2,3
8	TdDSR(DR)	DS Fail to Read Data Req'd Valid	4.5V		150	ns	2,3
			5.5V		150	ns	2,3
9	ThDR(DS)	Read Data to DS Rise Hold Time	4.5V	0		ns	2
			5.5V	0		ns	2

Zilog[®] ₃₀

No.	Symbol	Parameter	V _{CC} ¹	Min	Мах	Units	Notes
10	TdDS(A)	DS Rise to Address Active	4.5V	45		ns	2
		Delay	5.5V	55		ns	2
11	TdDS(AS)	DS Rise to AS Fall Delay	4.5V	45		ns	2
			5.5V	45		ns	2
12	12 TdR/W(AS) R/ \overline{W} Valid to \overline{AS} Rise Delay	4.5V	45		ns	2	
			5.5V	45		ns	2
13	TdDS(R/W)	DS Rise to R/W Not Valid	4.5V	45		ns	2
			5.5V	45		ns	2
14	TdDW(DSW)	Write Data Valid to $\overline{\text{DS}}$ Fall (Write)	4.5V	55		ns	2
	Delay	Delay	5.5V	55		ns	2
15	TdDS(DW)	DS Rise to Write Data Not Valid	4.5V	55		ns	2
		Delay	5.5V	55		ns	2
16	TdA(DR)	Address Valid to Read Data Req'd	4.5V		310	ns	2,3
		Valid	5.5V		310	ns	2,3
17	TdAS(DS)	AS Rise to DS Fall Delay	4.5V	65		ns	2
			5.5V	65		ns	2
18	TdDM(AS)	DM Valid to AS Rise Delay	4.5V	35		ns	2
			5.5V	35		ns	2
19	ThDS(AS)	DS Valid to Address Valid Hold Time	4.5V	35		ns	2
			5.5V	35		ns	2

Table 14. DC Electrical Characteristics $T_A = -40$ °C to +105 °C, 12 MHz (Continued)

Notes

1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

2. Timing numbers given are for minimum TpC.

3. When using extended memory timing, add 2 TpC.

Standard Test Load

All timing references use 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.





Figure 15. Additional Timing Diagram

Table 15. Additional Timing Table (Divide-By-One Mode) $T_A = 0$ °C to +70 °C

No	Symbol	Parameter	V _{CC} ¹	Min	Мах	Min	Мах	Units	Notes
1	ТрС	Input Clock Period	3.5V	250	DC	166	DC	ns	2,3,4
			5.5V	250	DC	166	DC	ns	2,3,4
2 TrC	TrC,TfC	Clock Input Rise & Fall	3.5V		25		25	ns	2,3,4
		Times	5.5V		25		25	ns	2,3,4
3	TwC	Input Clock Width	3.5V	100		100		ns	2,3,4
			5.5V	100		100		ns	2,3,4
4	TwTinL	Timer Input Low Width	3.5V	100		100		ns	2,3,4
			5.5V	70		70		ns	2,3,4

zilog[®] ₃

Table 18. Additional Timing Table (Divide by Two Mode) T_A = -40 °C to +105 °C (Continued)

No	Symbol	Parameter	V _{CC} ¹	Min	Max	Min	Max	Units	Conditions	Notes
12 Tw	Twdt	Watchdog Timer Delay Time Before Timeout	3.5V	7		10		ms	D0 =0	8,9
			5.5V	3.5		5		ms	D1 = 0	5,11
			3.5V	14		20		ms	D0 =1	5,11
			5.5V	7		10		ms	D1 = 0	5,11
			3.5V	28		40		ms	D1 = 0	5,11
			5.5V	14		20		ms	D1 = 1	5,11
			3.5V	112		160		ms	D0 = 1	5,11
			5.5V	56		80		ms	D1 = 1	5,11

Notes

The V_{CC} voltage specification of 5.5 V guarantees 5.0 V ± 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.

- 2. Timing Reference uses 0.7 VC0 for a logic 1 and 0.2 VGC for a logic 0.
- 3. SMR D1 = 0.
- 4. SMR-D5 = 1, POR STOP Mode Delay is on
- 5. Interrupt request via Port 3 (P31-P33)
- 6. Interrupt request via Port 3 (P30).
- 7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0
- 8. Reg. WDTMR.
- 9. Using internal RC.

Pin Functions

EPROM Programming Mode

D7-D0 Data Bus. The data can be read from or written to external memory through the data bus.

 V_{CC} Power Supply. This pin must supply 5 V during the EPROM read mode and 6 V during other modes.

CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

OE Output Enable (active Low). This pin drives the direction of the Data Bus. When this pin is Low, the Data Bus is output, when High, the Data Bus is input.

EPM EPROM Program Mode. This pin controls the different EPROM Program Mode by applying different voltages.

 V_{PP} Program Voltage. This pin supplies the program voltage.

PGM Program Mode (active Low). When this pin is Low, the data is programmed to the EPROM through the Data Bus.

zilog

The Z86E43/743/E44 does not reset WDTMR, SMR, P2M, and P3M registers on a Stop-Mode Recovery operation.

ROMless (input, active Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a Z86C90/C89 ROMless Z8. (Note that, when left unconnected or pulled High to V_{CC} , the device functions nor

Note: When using in ROM Mode in High EMI (noisy) environment, the ROMless pins should be connected directly to V_{CC} .

 $\overline{\mathbf{DS}}$ (output, active Low). Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of $\overline{\mathbf{DS}}$. For WRITE operations, the falling edge of $\overline{\mathbf{DS}}$ indicates that output data is valid.

AS (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle for external memory transfer. Address output is from Port 0/Port 1 for all external programs. Memory address transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} is placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

Port 0 (P07-P00). Port 0 is an 8-bit, bidirectional, CMOS-compatible I/0 port. These eight I/O lines can be configured under software control as a nibble I/0 port, or as an address port for interfacing external memory. The input buffers are Schmitt-triggered and nibble programmed. Either nibble output that can be globally programmed as push-pull or opendrain. Low EMI output buffers can be globally programmed by the software. Port 0 can be placed under handshake control. In Handshake Mode, Port 3 lines P32 and P35 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to Port 0's upper nibble. The lower nibble must have the same direction as the upper nibble.

For external memory references, Port 0 provides address bits A11-A8 (lower nibble) or Al 5-A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. In ROMless mode, after a hardware reset, Port 0 is configured as address lines Al 5-A8, and extended timing is set to accommodate slow memory access. The initialization routine can include re-configuration to eliminate this extended timing mode. In ROM mode, Port 0 is defined as input after reset.

Port 0 can be set in the High-Impedance Mode if selected as an address output state, along with Port 1 and the control signals \overline{AS} , \overline{DS} , and R/\overline{W} (Figure 18).

zilog ₅₀



* Expanded Register Group (0) is selected in this figure by handling bits D3 to D0 as "0" in Register R253 (RP).

Figure 25. Register Pointer

Zilog[®] 57

FF NOP ; clear the pipeline6F STOP ; enter STOP mode

or

FF NOP ; clear the pipeline7F HALT ; enter HALT mode

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. STOP Mode is terminated by one of the following resets: either by WDT time-out, POR, a Stop Mode Recovery Source, which is defined by the SMR register or external reset. This causes the processor to restart the application program at address 000Ch.

Port Configuration Register (PCON). The PCON register configures the ports individually; comparator output on Port 3, open-drain on Port 0 and Port 1, low EMI on Ports 0, 1, 2 and 3, and low EMI oscillator. The PCON register is located in the expanded register file at Bank F, location 00 (Figure 30).



* Default Setting After Reset







* Default setting after RESET

** Default setting after RESET and STOP-Mode Recovery

Figure 31. Stop Mode Recovery Register (Write-Only Except Bit D7, Which Is Read-Only)

SCLK/TCLK Divide-by-16 Select (D0). This bit of the SMR controls a divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources counter/timers and interrupt logic).

External Clock Divide-by-Two (D1). This bit can eliminate the oscillator divide-by-two circuitry. When this bit is 0, the System Clock (SCLK) and Timer Clock (TCLK) are equal to the external clock frequency divided by two. The SCLK/TCLK is equal to the external clock frequency when this bit is set (D1=1). Using this bit together with D7 of PCON further helps lower EMI (that is, D7 (PCON) = 0, D1 (SMR) = 1). The default setting is zero.

Stop Mode Recovery Source (D2, D3, and D4). These three bits of the SMR register specify the wake up source of the Stop Mode Recovery (Figure 32). Table 22 shows the SMR source selected with the setting of D2 to D4. P33-P31 cannot be used to wake up

zilog[®] ₆₀

from STOP mode when programmed as analog inputs. When the Stop Mode Recovery sources are selected in this register then SMR2 register bits D0, D1 must be set to zero.

Note: *If the Port 2 pin is configured as an output, this output level will be read by the SMR circuitry.*





zilog

Table 22. Stop Mode Recovery Source

D4	D3	D2	SMR Source selection
0	0	0	POR recovery only
0	0	1	P30 transition
0	1	0	P31 transition (Not in analog mode)
0	1	1	P32 transition (Not in analog mode)
1	0	0	P33 transition (Not in analog mode)
1	0	1	P27 transition
1	1	0	Logical NOR of Port 2 bits 0-3
1	1	1	Logical NOR of Port 2 bits 0-7

Stop Mode Recovery Delay Select (D5). The 5 ms RESET delay after Stop Mode Recovery is disabled by programming this bit to a zero. A "1" in this bit will cause a 5 ms RESET delay after Stop Mode Recovery. The default condition of this bit is 1. If the fast wake up mode is selected, the Stop Mode Recovery source needs to be kept active for at least 5TpC.

Stop Mode Recovery Level Select (D6). A "1" in this bit defines that a high level on any one of the recovery sources wakes the MCU from STOP Mode. A 0 defines low level recovery. The default value is 0.

Cold or Warm Start (D7). This bit is set by the device upon entering STOP Mode. A "0" in this bit indicates that the device has been reset by POR (cold). A "1" in this bit indicates the device was awakened by a SMR source (warm).

Stop Mode Recovery Register 2 (SMR2). This register contains additional Stop Mode Recovery sources. When the Stop Mode Recovery sources are selected in this register then SMR Register Bits D2, D3, and D4 must be 0.

S	MR:10	Operation		
D1	DO	Description of Action		
0	0	POR and/or external reset recovery		
0	1	Logical AND of P20 through P23		
1	0	Logical AND of P20 through P27		

Watchdog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is disabled after Power-On





Figure 35. Typical V_{LV} Voltage vs. Temperature





Figure 41. Timer Mode Register (F1_h: Read/Write)

Zilog ₇₃



Reset Condition = 0100 1101B For ROMless Condition = 1011 0110B † Z86E33/733/E34 Must be 00 * Default after Reset

Figure 48. Port 0 and 1 Mode Register (F8_h: Write Only)











Figure 59. 28-Pin SOIC Package Diagram