




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                             |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                      |
| Core Processor             | Z8                                                                                                                          |
| Core Size                  | 8-Bit                                                                                                                       |
| Speed                      | 12MHz                                                                                                                       |
| Connectivity               | EBI/EMI                                                                                                                     |
| Peripherals                | POR, WDT                                                                                                                    |
| Number of I/O              | 32                                                                                                                          |
| Program Memory Size        | 4KB (4K x 8)                                                                                                                |
| Program Memory Type        | OTP                                                                                                                         |
| EEPROM Size                | -                                                                                                                           |
| RAM Size                   | 236 x 8                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V                                                                                                                 |
| Data Converters            | -                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                    |
| Operating Temperature      | 0°C ~ 70°C (TA)                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                               |
| Package / Case             | 44-LCC (J-Lead)                                                                                                             |
| Supplier Device Package    | -                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/z86e4312vsg">https://www.e-xfl.com/product-detail/zilog/z86e4312vsg</a> |

# Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

| Date     | Revision Level | Description     | Page No |
|----------|----------------|-----------------|---------|
| May 2008 | 01             | Original issue. | All     |




Figure 2. EPROM Programming Block Diagram




Figure 4. 44-Pin PLCC Pin Configuration Standard Mode

Table 3. 44-Pin PLCC Pin Identification

| Pin No | Symbol           | Function               | Direction    |
|--------|------------------|------------------------|--------------|
| 1-2    | GND              | Ground                 |              |
| 3-4    | P12-P13          | Port 1, Pins 2,3       | Input/Output |
| 5      | P03              | Port 0, Pin 3          | Input/Output |
| 6-10   | P20-P24          | Port 2, Pins 0,1,2,3,4 | Input/Output |
| 11     | DS               | Data Strobe            | Output       |
| 12     | NC               | No Connection          |              |
| 13     | $\overline{R/W}$ | Read/Write             | Output       |
| 14-16  | P25-P27          | Port 2, Pins 5,6,7     | Input/Output |
| 17-19  | P04-P06          | Port 0, Pins 4,5,6     | Input/Output |
| 20-21  | P14-P15          | Port 1, Pins 4,5       | Input/Output |
| 22     | P07              | Port 0, Pin 7          | Input/Output |
| 23-24  | $V_{CC}$         | Power Supply           |              |
| 25-26  | P16-P17          | Port 1, Pins 6,7       | Input/Output |

**Table 4. 44-Pin LQFP Pin Identification (Continued)**

| Pin No | Symbol           | Function               | Direction    |
|--------|------------------|------------------------|--------------|
| 18     | RESET            | Reset                  | Input        |
| 19     | P35              | Port 3, Pin 5          | Output       |
| 20     | P37              | Port 3, Pin 7          | Output       |
| 21     | P36              | Port 3, Pin 6          | Output       |
| 22     | P30              | Port 3, Pin 0          | Input        |
| 23-24  | P00-P01          | Port 0, Pin 0,1        | Input/Output |
| 25-26  | P10-P11          | Port 1, Pins 0,1       | Input/Output |
| 27     | P02              | Port 0, Pin 2          | Input/Output |
| 28-29  | GND              | Ground                 |              |
| 30-31  | P12-P13          | Port 1, Pins 2,3       | Input/Output |
| 32     | P03              | Port 0, Pin 3          | Input/Output |
| 33-37  | P20-24           | Port 2, Pins 0,1,2,3,4 | Input/Output |
| 38     | DS               | Data Strobe            | Output       |
| 39     | NC               | No Connection          |              |
| 40     | $\overline{R/W}$ | Read/Write             | Output       |
| 41-43  | P25-P27          | Port 2, Pins 5,6,7     | Input/Output |
| 44     | P04              | Port 0, Pin 4          | Input/Output |




Figure 7. 44-Pin PLCC Pin Configuration EPROM Programming Mode

Table 6. 44-Pin PLCC Pin Configuration EPROM Programming Mode

| Pin No | Symbol          | Function         | Direction    |
|--------|-----------------|------------------|--------------|
| 1-2    | GND             | Ground           |              |
| 3-5    | NC              | No Connection    |              |
| 6-10   | D0-D4           | Data 0,1,2,3,4   | Input/Output |
| 11-13  | NC              | No Connection    |              |
| 14-16  | D5-D7           | Data 5,6,7       | Input/Output |
| 17-22  | NC              | No Connection    |              |
| 23-24  | V <sub>CC</sub> | Power Supply     |              |
| 25-27  | NC              | No Connection    |              |
| 28     | CE              | Chip Select      | Input        |
| 29     | OE              | Output Enable    | Input        |
| 30     | EPM             | EPROM Prog. Mode | Input        |
| 31     | V <sub>PP</sub> | Prog. Voltage    | Input        |

Table 13. DC Electrical Characteristics  $T_A = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$ , 12 MHz (Continued)

| No. | Symbol    | Parameter                                              | $V_{CC}^1$ | Min | Max | Units | Notes |
|-----|-----------|--------------------------------------------------------|------------|-----|-----|-------|-------|
| 4   | TwAS      | $\overline{AS}$ Low Width                              | 3.5V       | 55  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 55  |     | ns    | 2     |
| 5   | TdAS(DS)  | Address Float to $\overline{DS}$ Fall                  | 3.5V       | 0   |     | ns    |       |
|     |           |                                                        | 5.5V       | 0   |     | ns    |       |
| 6   | TwDSR     | $\overline{DS}$ (Read) Low Width                       | 3.5V       | 200 |     | ns    | 2,3   |
|     |           |                                                        | 5.5V       | 200 |     | ns    | 2,3   |
| 7   | TwDSW     | $\overline{DS}$ (Write) Low Width                      | 3.5V       | 110 |     | ns    | 2,3   |
|     |           |                                                        | 5.5V       | 110 |     | ns    | 2,3   |
| 8   | TdDSR(DR) | $\overline{DS}$ Fail to Read Data Req'd Valid          | 3.5V       |     | 150 | ns    | 2,3   |
|     |           |                                                        | 5.5V       |     | 150 | ns    | 2,3   |
| 9   | ThDR(DS)  | Read Data to $\overline{DS}$ Rise Hold Time            | 3.5V       | 0   |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 0   |     | ns    | 2     |
| 10  | TdDS(A)   | $\overline{DS}$ Rise to Address Active Delay           | 3.5V       | 45  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 55  |     | ns    | 2     |
| 11  | TdDS(AS)  | $\overline{DS}$ Rise to $\overline{AS}$ Fall Delay     | 3.5V       | 30  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 45  |     | ns    | 2     |
| 12  | TdR/W(AS) | $R/\overline{W}$ Valid to $\overline{AS}$ Rise Delay   | 3.5V       | 45  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 45  |     | ns    | 2     |
| 13  | TdDS(R/W) | $\overline{DS}$ Rise to $R/\overline{W}$ Not Valid     | 3.5V       | 45  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 45  |     | ns    | 2     |
| 14  | TdDW(DSW) | Write Data Valid to $\overline{DS}$ Fall (Write) Delay | 3.5V       | 55  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 55  |     | ns    | 2     |
| 15  | TdDS(DW)  | $\overline{DS}$ Rise to Write Data Not Valid Delay     | 3.5V       | 45  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 55  |     | ns    | 2     |
| 16  | TdA(DR)   | Address Valid to Read Data Req'd Valid                 | 3.5V       |     | 310 | ns    | 2,3   |
|     |           |                                                        | 5.5V       |     | 310 | ns    | 2,3   |
| 17  | TdAS(DS)  | $\overline{AS}$ Rise to $\overline{DS}$ Fall Delay     | 3.5V       | 65  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 65  |     | ns    | 2     |

Table 13. DC Electrical Characteristics  $T_A = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$ , 12 MHz (Continued)

| No. | Symbol   | Parameter                                                         | $V_{CC}^1$ | Min | Max | Units | Notes |
|-----|----------|-------------------------------------------------------------------|------------|-----|-----|-------|-------|
| 18  | TdDM(AS) | $\overline{\text{DM}}$ Valid to $\overline{\text{AS}}$ Rise Delay | 3.5V       | 35  |     | ns    | 2     |
|     |          |                                                                   | 5.5V       | 35  |     | ns    | 2     |
| 19  | ThDS(AS) | $\overline{\text{DS}}$ Valid to Address Valid Hold Time           | 3.5V       | 35  |     | ns    | 2     |
|     |          |                                                                   | 5.5V       | 35  |     | ns    | 2     |

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees  $5.0\text{ V} \pm 0.5\text{ V}$  and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing numbers given are for minimum  $T_{pC}$ .
3. When using extended memory timing, add 2  $T_{pC}$

**Standard Test Load**

All timing references use  $0.7\text{ }V_{CC}$  for a logic 1 and  $0.2\text{ }V_{CC}$  for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.

Table 14. DC Electrical Characteristics  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ , 12 MHz

| No. | Symbol    | Parameter                                            | $V_{CC}^1$ | Min | Max | Units | Notes |
|-----|-----------|------------------------------------------------------|------------|-----|-----|-------|-------|
| 1   | TdA(AS)   | Address Valid to $\overline{\text{AS}}$ Rise Delay   | 4.5V       | 35  |     | ns    | 2     |
|     |           |                                                      | 5.5V       | 35  |     | ns    | 2     |
| 2   | TdAS(A)   | $\overline{\text{AS}}$ Rise to Address Float Delay   | 4.5V       | 45  |     | ns    | 2     |
|     |           |                                                      | 5.5V       | 45  |     | ns    | 2     |
| 3   | TdAS(DR)  | $\overline{\text{AS}}$ Rise to Read Data Req'd Valid | 4.5V       |     | 250 | ns    | 2,3   |
|     |           |                                                      | 5.5V       |     | 250 | ns    | 2,3   |
| 4   | TwAS      | $\overline{\text{AS}}$ Low Width                     | 4.5V       | 55  |     | ns    | 2     |
|     |           |                                                      | 5.5V       | 55  |     | ns    | 2     |
| 5   | TdAS(DS)  | Address Float to $\overline{\text{DS}}$ Fall         | 4.5V       | 0   |     | ns    |       |
|     |           |                                                      | 5.5V       | 0   |     | ns    |       |
| 6   | TwDSR     | $\overline{\text{DS}}$ (Read) Low Width              | 4.5V       | 200 |     | ns    | 2,3   |
|     |           |                                                      | 5.5V       | 200 |     | ns    | 2,3   |
| 7   | TwDSW     | $\overline{\text{DS}}$ (Write) Low Width             | 4.5V       | 110 |     | ns    | 2,3   |
|     |           |                                                      | 5.5V       | 110 |     | ns    | 2,3   |
| 8   | TdDSR(DR) | $\overline{\text{DS}}$ Fail to Read Data Req'd Valid | 4.5V       |     | 150 | ns    | 2,3   |
|     |           |                                                      | 5.5V       |     | 150 | ns    | 2,3   |
| 9   | ThDR(DS)  | Read Data to $\overline{\text{DS}}$ Rise Hold Time   | 4.5V       | 0   |     | ns    | 2     |
|     |           |                                                      | 5.5V       | 0   |     | ns    | 2     |

Table 14. DC Electrical Characteristics  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ , 12 MHz (Continued)

| No. | Symbol    | Parameter                                              | $V_{CC}^1$ | Min | Max | Units | Notes |
|-----|-----------|--------------------------------------------------------|------------|-----|-----|-------|-------|
| 10  | TdDS(A)   | $\overline{DS}$ Rise to Address Active Delay           | 4.5V       | 45  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 55  |     | ns    | 2     |
| 11  | TdDS(AS)  | $\overline{DS}$ Rise to $\overline{AS}$ Fall Delay     | 4.5V       | 45  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 45  |     | ns    | 2     |
| 12  | TdR/W(AS) | $R/\overline{W}$ Valid to $\overline{AS}$ Rise Delay   | 4.5V       | 45  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 45  |     | ns    | 2     |
| 13  | TdDS(R/W) | $\overline{DS}$ Rise to $R/\overline{W}$ Not Valid     | 4.5V       | 45  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 45  |     | ns    | 2     |
| 14  | TdDW(DSW) | Write Data Valid to $\overline{DS}$ Fall (Write) Delay | 4.5V       | 55  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 55  |     | ns    | 2     |
| 15  | TdDS(DW)  | $\overline{DS}$ Rise to Write Data Not Valid Delay     | 4.5V       | 55  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 55  |     | ns    | 2     |
| 16  | TdA(DR)   | Address Valid to Read Data Req'd Valid                 | 4.5V       |     | 310 | ns    | 2,3   |
|     |           |                                                        | 5.5V       |     | 310 | ns    | 2,3   |
| 17  | TdAS(DS)  | $\overline{AS}$ Rise to $\overline{DS}$ Fall Delay     | 4.5V       | 65  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 65  |     | ns    | 2     |
| 18  | TdDM(AS)  | $\overline{DM}$ Valid to $\overline{AS}$ Rise Delay    | 4.5V       | 35  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 35  |     | ns    | 2     |
| 19  | ThDS(AS)  | $\overline{DS}$ Valid to Address Valid Hold Time       | 4.5V       | 35  |     | ns    | 2     |
|     |           |                                                        | 5.5V       | 35  |     | ns    | 2     |

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees 5.0 V  $\pm$  0.5 V and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing numbers given are for minimum  $T_{pC}$ .
3. When using extended memory timing, add 2  $T_{pC}$ .

**Standard Test Load**

All timing references use 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.

**Table 16. Additional Timing Table (Divide-By-One Mode)  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$  (Continued)**

| No | Symbol       | Parameter                     | $V_{CC}$ <sup>1</sup> | Min  | Max  | Min  | Max  | Units | Notes   |
|----|--------------|-------------------------------|-----------------------|------|------|------|------|-------|---------|
| 2  | TrC, TfC     | Clock Input Rise & Fall Times | 4.5V                  |      | 25   |      | 25   | ns    | 2,3,4   |
|    |              |                               | 5.5V                  |      | 25   |      | 25   | ns    | 2,3,4   |
| 3  | TwC          | Input Clock Width             | 4.5V                  | 100  |      | 100  |      | ns    | 2,3,4   |
|    |              |                               | 5.5V                  | 100  |      | 100  |      | ns    | 2,3,4   |
| 4  | TwTinL       | Timer Input Low Width         | 4.5V                  | 100  |      | 100  |      | ns    | 2,3,4   |
|    |              |                               | 5.5V                  | 70   |      | 70   |      | ns    | 2,3,4   |
| 5  | TwTinH       | Timer Input High Width        | 4.5V                  | 5TpC |      | 5TpC |      |       | 2,3,4   |
|    |              |                               | 5.5V                  | 5TpC |      | 5TpC |      |       | 2,3,4   |
| 6  | TpTin        | Timer Input Period            | 4.5V                  | 8TpC |      | 8TpC |      |       | 2,3,4   |
|    |              |                               | 5.5V                  | 8TpC |      | 8TpC |      |       | 2,3,4   |
| 7  | TrTin, TfTin | Timer Input Rise & Fall Timer | 4.5V                  |      | 100  |      | 100  | ns    | 2,3,4   |
|    |              |                               | 5.5V                  |      | 100  |      | 100  | ns    | 2,3,4   |
| 8A | TwIL         | Int. Request Low Time         | 4.5V                  | 100  |      | 100  |      | ns    | 2,3,4,5 |
|    |              |                               | 5.5V                  | 70   |      | 70   |      | ns    | 2,3,4,5 |
| 8B | TwIL         | Int. Request Low Time         | 4.5V                  | 5TpC |      | 5TpC |      |       | 2,3,4,6 |
|    |              |                               | 5.5V                  | 5TpC |      | 5TpC |      |       | 2,3,4,6 |
| 9  | TwIH         | Int. Request Input High Time  | 4.5V                  | 5TpC |      | 5TpC |      |       | 2,3,4,5 |
|    |              |                               | 5.5V                  | 5TpC |      | 5TpC |      |       | 2,3,4,5 |
| 10 | Twsm         | Stop Mode Recovery Width Spec | 4.5V                  | 12   |      | 12   |      | ns    | 4,7     |
|    |              |                               | 5.5V                  | 12   |      | 12   |      | ns    | 4,7     |
| 11 | Tost         | Oscillator Startup Time       | 4.5V                  |      | 5TpC |      | 5TpC |       | 4,7,8   |
|    |              |                               | 5.5V                  |      | 5TpC |      | 5TpC |       | 4,7,8   |

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees  $5.0\text{ V} \pm 0.5\text{ V}$  and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing Reference uses  $0.7\text{ }V_{CC}$  for a logic 1 and  $0.2\text{ }V_{CC}$  for a logic 0.
3. SMR D1 = 0.
4. Maximum frequency for internal system clock is 4 MHz when using Low EMI OSC PCON Bit D7=0.
5. Interrupt request via Port 3 (P31-P33).
6. Interrupt request via Port 3 (P30).
7. SMR-D5 = 1, POR STOP Mode Delay is on.
8. For RC and LC oscillator, and for oscillator driven by clock driver.

**Table 17. Additional Timing Table (Divide by Two Mode)  $T_A = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$  (Continued)**

| No | Symbol       | Parameter                                | $V_{CC}^1$ | Min  | Max  | Min  | Max  | Units | Conditions | Notes   |
|----|--------------|------------------------------------------|------------|------|------|------|------|-------|------------|---------|
| 4  | TwTinL       | Timer Input Low Width                    | 3.5V       | 70   |      | 70   |      | ns    |            | 2,6,4   |
|    |              |                                          | 5.5V       | 70   |      | 70   |      | ns    |            | 2,6,4   |
| 5  | TwTinH       | Timer Input High Width                   | 3.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4   |
|    |              |                                          | 5.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4   |
| 6  | TpTin        | Timer Input Period                       | 3.5V       | 8TpC |      | 8TpC |      |       |            | 2,6,4   |
|    |              |                                          | 5.5V       | 8TpC |      | 8TpC |      |       |            | 2,6,4   |
| 7  | TrTin, TfTin | Timer Input Rise & Fall Timer            | 3.5V       |      | 100  |      | 100  | ns    |            | 2,6,4   |
|    |              |                                          | 5.5V       |      | 100  |      | 100  | ns    |            | 2,6,4   |
| 8A | TwIL         | Int. Request Low Time                    | 3.5V       | 70   |      | 70   |      | ns    |            | 2,6,4,5 |
|    |              |                                          | 5.5V       | 70   |      | 70   |      | ns    |            | 2,6,4,5 |
| 8B | TwIL         | Int. Request Low Time                    | 3.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4,5 |
|    |              |                                          | 5.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4,5 |
| 9  | TwIH         | Int. Request Input High Time             | 3.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4,5 |
|    |              |                                          | 5.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4,5 |
| 10 | Twsm         | Stop Mode Recovery Width Spec            | 3.5V       | 12   |      | 12   |      | ns    |            | 6,7     |
|    |              |                                          | 5.5V       | 12   |      | 12   |      | ns    |            | 6,7     |
| 11 | Tost         | Oscillator Startup Time                  | 3.5V       |      | 5TpC |      | 5TpC |       |            | 6,7     |
|    |              |                                          | 5.5V       |      | 5TpC |      | 5TpC |       |            | 6,7     |
| 12 | Twdt         | Watchdog Timer Delay Time Before Timeout | 3.5V       | 7    |      | 10   |      | ms    | D0 = 0     | 8,9     |
|    |              |                                          | 5.5V       | 3.5  |      | 5    |      | ms    | D1 = 0     | 5,11    |
|    |              |                                          | 3.5V       | 14   |      | 20   |      | ms    | D0 = 1     | 5,11    |
|    |              |                                          | 5.5V       | 7    |      | 10   |      | ms    | D1 = 0     | 5,11    |
|    |              |                                          | 3.5V       | 28   |      | 40   |      | ms    | D1 = 0     | 5,11    |
|    |              |                                          | 5.5V       | 14   |      | 20   |      | ms    | D1 = 1     | 5,11    |
|    |              |                                          | 3.5V       | 112  |      | 160  |      | ms    | D0 = 1     | 5,11    |
|    |              |                                          | 5.5V       | 56   |      | 80   |      | ms    | D1 = 1     | 5,11    |

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees  $5.0\text{ V} \pm 0.5\text{ V}$  and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing Reference uses 0.7 V<sub>C0</sub> for a logic 1 and 0.2 V<sub>G0</sub> for a logic 0.
3. SMR D1 = 0.
4. SMR-D5 = 1, POR STOP Mode Delay is on
5. Interrupt request via Port 3 (P31-P33)
6. Interrupt request via Port 3 (P30).
7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0
8. Reg. WDTMR.
9. Using internal RC.

**Table 18. Additional Timing Table (Divide by Two Mode)  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$** 

| No | Symbol       | Parameter                     | $V_{CC}^1$ | Min  | Max  | Min  | Max  | Units | Conditions | Notes   |
|----|--------------|-------------------------------|------------|------|------|------|------|-------|------------|---------|
| 1  | TpC          | Input Clock Period            | 3.5V       | 62.5 | DC   | 250  | DC   | ns    |            | 2,6,4   |
|    |              |                               | 5.5V       | 62.5 | DC   | 250  | DC   | ns    |            | 2,6,4   |
| 2  | TrC,TfC      | Clock Input Rise & Fall Times | 3.5V       |      | 15   |      | 25   | ns    |            | 2,6,4   |
|    |              |                               | 5.5V       |      | 15   |      | 25   | ns    |            | 2,6,4   |
| 3  | TwC          | Input Clock Width             | 3.5V       | 31   |      | 31   |      | ns    |            | 2,6,4   |
|    |              |                               | 5.5V       | 31   |      | 31   |      | ns    |            | 2,6,4   |
| 4  | TwTinL       | Timer Input Low Width         | 3.5V       | 70   |      | 70   |      | ns    |            | 2,6,4   |
|    |              |                               | 5.5V       | 70   |      | 70   |      | ns    |            | 2,6,4   |
| 5  | TwTinH       | Timer Input High Width        | 3.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4   |
|    |              |                               | 5.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4   |
| 6  | TpTin        | Timer Input Period            | 3.5V       | 8TpC |      | 8TpC |      |       |            | 2,6,4   |
|    |              |                               | 5.5V       | 8TpC |      | 8TpC |      |       |            | 2,6,4   |
| 7  | TrTin, TfTin | Timer Input Rise & Fall Timer | 3.5V       |      | 100  |      | 100  | ns    |            | 2,6,4   |
|    |              |                               | 5.5V       |      | 100  |      | 100  | ns    |            | 2,6,4   |
| 8A | TwIL         | Int. Request Low Time         | 3.5V       | 70   |      | 70   |      | ns    |            | 2,6,4,5 |
|    |              |                               | 5.5V       | 70   |      | 70   |      | ns    |            | 2,6,4,5 |
| 8B | TwIL         | Int. Request Low Time         | 3.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4,5 |
|    |              |                               | 5.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4,5 |
| 9  | TwIH         | Int. Request Input High Time  | 3.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4,5 |
|    |              |                               | 5.5V       | 5TpC |      | 5TpC |      |       |            | 2,6,4,5 |
| 10 | Twsm         | Stop Mode Recovery Width Spec | 3.5V       | 12   |      | 12   |      | ns    |            | 6,7     |
|    |              |                               | 5.5V       | 12   |      | 12   |      | ns    |            | 6,7     |
| 11 | Tost         | Oscillator Startup Time       | 3.5V       |      | 5TpC |      | 5TpC |       |            | 6,7     |
|    |              |                               | 5.5V       |      | 5TpC |      | 5TpC |       |            | 6,7     |

Table 18. Additional Timing Table (Divide by Two Mode)  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$  (Continued)

| No | Symbol | Parameter                                      | $V_{CC}^1$ | Min | Max | Min | Max | Units | Conditions | Notes |
|----|--------|------------------------------------------------|------------|-----|-----|-----|-----|-------|------------|-------|
| 12 | Twdt   | Watchdog Timer<br>Delay Time Before<br>Timeout | 3.5V       | 7   |     | 10  |     | ms    | D0 = 0     | 8,9   |
|    |        |                                                | 5.5V       | 3.5 |     | 5   |     | ms    | D1 = 0     | 5,11  |
|    |        |                                                | 3.5V       | 14  |     | 20  |     | ms    | D0 = 1     | 5,11  |
|    |        |                                                | 5.5V       | 7   |     | 10  |     | ms    | D1 = 0     | 5,11  |
|    |        |                                                | 3.5V       | 28  |     | 40  |     | ms    | D1 = 0     | 5,11  |
|    |        |                                                | 5.5V       | 14  |     | 20  |     | ms    | D1 = 1     | 5,11  |
|    |        |                                                | 3.5V       | 112 |     | 160 |     | ms    | D0 = 1     | 5,11  |
|    |        |                                                | 5.5V       | 56  |     | 80  |     | ms    | D1 = 1     | 5,11  |

**Notes**

1. The  $V_{CC}$  voltage specification of 5.5 V guarantees  $5.0\text{ V} \pm 0.5\text{ V}$  and the  $V_{CC}$  voltage specification of 3.5 V guarantees only 3.5 V.
2. Timing Reference uses 0.7 VC0 for a logic 1 and 0.2 VGC for a logic 0.
3. SMR D1 = 0.
4. SMR-D5 = 1, POR STOP Mode Delay is on
5. Interrupt request via Port 3 (P31-P33)
6. Interrupt request via Port 3 (P30).
7. Maximum frequency for internal system clock is 2 MHz when using Low EMI OSC PCON Bit D7 = 0
8. Reg. WDTMR.
9. Using internal RC.

## Pin Functions

### EPROM Programming Mode

**D7-D0** Data Bus. The data can be read from or written to external memory through the data bus.

**$V_{CC}$**  Power Supply. This pin must supply 5 V during the EPROM read mode and 6 V during other modes.


**$\overline{CE}$**  Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

**$\overline{OE}$**  Output Enable (active Low). This pin drives the direction of the Data Bus. When this pin is Low, the Data Bus is output, when High, the Data Bus is input.

**EPM** EPROM Program Mode. This pin controls the different EPROM Program Mode by applying different voltages.

**$V_{PP}$**  Program Voltage. This pin supplies the program voltage.


**PGM** Program Mode (active Low). When this pin is Low, the data is programmed to the EPROM through the Data Bus.



**Figure 23. Data Memory Map**

**Register File.** The register file consists of three I/O port registers, 236/125 general-purpose registers, 15 control and status registers, and three system configuration registers in the expanded register group. The instructions can access registers directly or indirectly through an 8-bit address field. This allows a short 4-bit register address using the Register Pointer (see [Figure 24](#)). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

► **Note:** *Register Group E0-EF can only be accessed through working register and indirect addressing modes.*



**Figure 25. Register Pointer**




Figure 28. Interrupt Block Diagram

Table 20. Interrupt Types, Sources, and Vectors

| Name | Source                      | Vector Location | Comments                                      |
|------|-----------------------------|-----------------|-----------------------------------------------|
| IRQ0 | DAV0, IRQ0                  | 0,1             | External (P32), Rising/Falling Edge Triggered |
| IRQ1 | IRQ1                        | 2,3             | External (P33), Falling Edge Triggered        |
| IRQ2 | DAV2, IRQ2, T <sub>IN</sub> | 4,5             | External (P31), Rising/Falling Edge Triggered |
| IRQ3 | IRQ3                        | 6,7             | External (P30), Falling Edge Triggered        |
| IRQ4 | T0                          | 8,9             | Internal                                      |
| IRQ5 | T1                          | 10,11           | Internal                                      |

**Comparator Output Port 3 (D0).** Bit 0 controls the comparator output in Port 3. A “1” in this location brings the comparator outputs to P34 and P37, and a “0” releases the Port to its standard I/O configuration. The default value is 0.

**Port 1 Open-Drain (D1).** Port 1 can be configured as an open-drain by resetting this bit (D1=0) or configured as push-pull active by setting this bit (D1=1). The default value is 1.

**Port 0 Open-Drain (D2).** Port 0 can be configured as an open-drain by resetting this bit (D2=0) or configured as push-pull active by setting this bit (D2=1). The default value is 1.

**Low EMI Port 0 (D3).** Port 0 can be configured as a Low EMI Port by resetting this bit (D3=0) or configured as a Standard Port by setting this bit (D3=1). The default value is 1.

**Low EMI Port 1 (D4).** Port 1 can be configured as a Low EMI Port by resetting this bit (D4=0) or configured as a Standard Port by setting this bit (D4=1). The default value is 1.

► **Note:** *The emulator does not support Port 1 low EMI mode and must be set  $D4 = 1$ .*

**Low EMI Port 2 (D5).** Port 2 can be configured as a Low EMI Port by resetting this bit (D5=0) or configured as a Standard Port by setting this bit (D5=1). The default value is 1.

**Low EMI Port 3 (D6).** Port 3 can be configured as a Low EMI Port by resetting this bit (D6=0) or configured as a Standard Port by setting this bit (D6=1). The default value is 1.

**Low EMI OSC (D7).** This bit of the PCON Register controls the low EMI noise oscillator. A “1” in this location configures the oscillator with standard drive. While a “0” configures the oscillator with low noise drive, however, it does not affect the relationship of SCLK and XTAL. The low EMI mode will reduce the drive of the oscillator (OSC). The default value is 1.

► **Note:** *4 MHz is the maximum external clock frequency when running in the low EMI oscillator mode.*


**Stop-Mode Recovery Register (SMR).** This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 31). All bits are Write Only except bit 7 which is a Read Only. Bit 7 is a flag bit that is hardware set on the condition of STOP Recovery and reset by a power-on cycle. Bit 6 controls whether a low or high level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4 of the SMR register specify the Stop Mode Recovery Source. The SMR is located in Bank F of the Expanded Register File at address 0BH.

- **Note:** *WDT time-out in STOP Mode will not reset SMR, SMR2, PCON, WDTMR, P2M, P3M, Ports 2 & 3 Data Registers, but will activate the  $T_{POR}$  delay.*

**WDTMR Register Accessibility.** The WDTMR register is accessible only during the first 60 internal system clock cycles from the execution of the first instruction after Power-On Reset, Watchdog reset or a Stop Mode Recovery (Figure 33 and Figure 34). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register File at address location 0Fh.

**Clock Free WDT Reset.** The WDT will enable the Z8 to reset the I/O pins whenever the WDT times out, even without a clock source running on the XTAL1 and XTAL2 pins. WDTMR Bit D4 must be 0 for the clock Free WDT to work. The I/O pins will default to their default settings.


WDTMR (F) 0F



\* Default setting after RESET


**Figure 33. Watchdog Timer Mode Register Write Only**

R240



**Figure 40. Reserved**

R241 Timer



Default After Reset = 00h

**Figure 41. Timer Mode Register (F1<sub>n</sub>: Read/Write)**

R242 T1

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|

T<sub>1</sub> Invalid Value  
(When Written)  
(Range 1-258 Decimal  
01-00 HEX)  
T<sub>1</sub> Current Value  
(When READ)

Figure 42. Counter/Timer 1 Register (F2<sub>h</sub>: Read/Write)

R243 PRE1

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|

Count Mode  
0 = T<sub>1</sub> Single Pass  
1 = T<sub>1</sub> Modulo N  
Clock Source  
1 = T<sub>1</sub> Internal  
0 = T<sub>1</sub> External Timing Input  
(T<sub>IN</sub>) Mode  
Prescaler Modulo  
(Range: 1-64 Decimal  
01-00 HEX)

\*Default After Reset

Figure 43. Prescaler 1 Register (F3<sub>h</sub>: Write Only)

R244 T0

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|

T<sub>0</sub> Initial Value  
(When Written)  
(Range: 1-256 Decimal  
01-00 HEX)  
T<sub>0</sub> Current Value  
(When Read)

Figure 44. Counter/Timer 0 Register (F4<sub>h</sub>: Read/Write)

## Ordering Information

**Table 24. Ordering Information**

| Product     | Speed (MHz) | Package Type | Pin Count |
|-------------|-------------|--------------|-----------|
| Z86E3312PSC | 12          | PDIP         | 28        |
| Z86E3312SCC | 12          | SOIC         | 28        |
| Z86E3312PSC | 12          | PLCC         | 28        |
| Z86E3412PEC | 12          | PDIP         | 28        |
| Z86E3412PSC | 12          | PDIP         | 28        |
| Z86E3412SSC | 12          | SOIC         | 28        |
| Z86E3412VSC | 12          | PLCC         | 28        |
| Z86E4312FSC | 12          | LQFP         | 44        |
| Z86E4312PSC | 12          | PDIP         | 40        |
| Z86E4312VSC | 12          | PLCC         | 44        |
| Z86E4412FSC | 12          | LQFP         | 44        |
| Z86E4412PEC | 12          | PDIP         | 40        |
| Z86E4412PSC | 12          | PDIP         | 40        |
| Z86E4412VSC | 12          | PLCC         | 44        |
| Z8673312PSC | 12          | PDIP         | 28        |
| Z8673312SSC | 12          | SOIC         | 28        |
| Z8673312VSC | 12          | PLCC         | 28        |
| Z8674312FSC | 12          | LQFP         | 44        |
| Z8674312PSC | 12          | PDIP         | 40        |
| Z8674312VSC | 12          | PLCC         | 44        |