

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	EBI/EMI
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e4412vsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

Date	Revision Level	Description	Page No
May 2008	01	Original issue.	All

PS022901-0508 Revision History




Figure 2. EPROM Programming Block Diagram

PS022901-0508 Architectural Overview



Table 6. 44-Pin PLCC Pin Configuration EPROM Programming Mode (Continued)

Pin No	Symbol	Function	Direction		
32-39	NC	No Connection			
40	CLR	Clear	Input		
41	CLK	Clock	Input		
42-43	NC	No Connection			
44	/PGM	Prog. Mode	Input		

PS022901-0508 Pin Description

zilog 16

Table 7. 44-Pin LQFP Pin Identification EPROM Programming Mode (Continued)

Pin No	Symbol	Function	Direction
33-37	D0-D4	Data 0,1,2,3,4	Input/Output
38-40	NC	No Connection	
41-43	D5-D7	Data 5,6,7	Input/Output
44	NC	No Connection	

PS022901-0508 Pin Description




Figure 12. EPROM Programming Mode 28-Pin PLCC Pin Configuration

Table 9. 28-Pin EPROM Pin Identification EPROM Mode

Pin#	Symbol	Function	Direction	
1-3	D5-D7	Data 5,6,7	Input/Output	
4-7	NC	No Connection		
8	v _{cc}	Power Supply		
9	NC	No connection		
10	CE	Chip Select	Input	
11	OE	Output Enable	Input	
12	EPM	EPROM Prog. Mode	Input	
13	V _{PP}	Prog. Voltage	Input	
14-18	NC	No Connection		
19	CLR	Clear		
20	CLK	Clock		
21	/PGM	Prog. Mode	Input	
22	V _{SS}	Ground		
23	NC	No Connection		
24-28	D0-D4	Data 0,1,2,3,4	Input/Output	

PS022901-0508 Pin Description

Table 11. DC Electrical Characteristics $T_A = 0$ °C to +70 °C (Continued)

Symbol	Parameter	V _{CC} ¹	Min	Max	Typical @ 25°C	Units	Conditions	Notes
T _{POR}	Power-On Reset	3.5V	2.0 ms	24	7	ms		
		5.5V	1.0 ms	13	4	ms		
V_{LV}	Auto Reset Voltage)	2.3	3.0	2.8	V		11,12

Notes

- 1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V
- 2. STD Mode (not Low EMI Mode)
- 3. Z86E43/743/E44 only.
- 4. For analog comparator inputs when analog comparators are enabled
- 5. All outputs unloaded, I/O pins floating, inputs at rail.
- 6. CL1=CL2=22 pF.
- 7. Same as note 5 except inputs at V_{CC} 8. Clock must be forced Low, when XTAL1 is clock driven and XTAL2
- 9. WDT running
- 10. Auto Latch (mask option) selected.
- 11. Device does function down to the Auto Reset voltage
- 12. Max. temperature is 70 °C

Table 12. DC Electrical Characteristics T_A = -40 °C to +105 °C

Symbo	Parameter	v _{cc} 1	Min	Max	Typical	Unite	Conditions	Notes
<u> </u>	i didilictei	*CC	141111	WIGA	<u>w</u> 25 0	Office	Conditions	140163
V_{CH}	Clock Input	4.5V	$0.7 V_{\rm CC}$	V _{CC} +0.3	2.5	V	Driven by	
	High Voltage	5.5V	$0.7 V_{\rm CC}$	V _{CC} +0.3	2.5	V	External Clock Generator	
V _{CL}	Clock Input	4.5V	GND -0.3	0.2 V _{CC}	1.5	V	Driven by	
	Low Voltage	5.5V	GND -0.3	0.2 V _{CC}	1.5	V	External Clock Generator	
V _{IH}	Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
		5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
V _{IL}	Input Low	4.5V	GND -0.3	0.2 V _{CC}	1.5	V		
	Voltage	5.5V	GND -0.3	0.2 V _{CC}	1.5	V		
V _{OH}	Output High	4.5V	V _{CC} -0.4		4.8		I _{OH} = -0.5 mA	2
OH	Voltage Low EMI Mode	5.5V	V _{CC} -0.4		4.8		I _{OH} = -0.5 mA	2




Figure 15. Additional Timing Diagram

Table 15. Additional Timing Table (Divide-By-One Mode) $T_A = 0$ °C to +70 °C

No	Symbol	Parameter	$V_{\rm cc}^{-1}$	Min	Max	Min	Max	Units	Notes
1	ТрС	Input Clock Period	3.5V	250	DC	166	DC	ns	2,3,4
			5.5V	250	DC	166	DC	ns	2,3,4
2	TrC,TfC	TfC Clock Input Rise & Fall Times	3.5V		25		25	ns	2,3,4
			5.5V		25		25	ns	2,3,4
3	TwC	Input Clock Width	3.5V	100		100		ns	2,3,4
			5.5V	100		100		ns	2,3,4
4	TwTinL	Timer Input Low Width	3.5V	100		100		ns	2,3,4
			5.5V	70		70		ns	2,3,4

Table 15. Additional Timing Table (Divide-By-One Mode) $T_A = 0$ °C to +70 °C (Continued)

No	Symbol	Parameter	V _{CC} ¹	Min	Max	Min	Max	Units	Notes
5	TwTinH	Timer Input High Width	3.5V	5TpC		5TpC			2,3,4
			5.5V	5TpC		5TpC			2,3,4
6	TpTin	Timer Input Period	3.5V	8TpC		8TpC			2,3,4
			5.5V	8TpC		8TpC			2,3,4
7	TrTin,	Timer Input Rise & Fall	3.5V		100		100	ns	2,3,4
	TfTin	Timer	5.5V		100		100	ns	2,3,4
8A	TwlL	Int. Request Low Time	3.5V	100		100		ns	2,3,4,5
			5.5V	70		70		ns	2,3,4,5
8B	TwIL	Int. Request Low Time	3.5V	5TpC		5TpC			2,3,4,6
			5.5V	5TpC		5TpC			2,3,4,6
9	TwlH	Int. Request Input High	3.5V	5TpC		5TpC			2,3,4,5
		Time	5.5V	5TpC		5TpC			2,3,4,5
10	Twsm	Stop Mode Recovery	3.5V	12		12		ns	4,7
		Width Spec	5.5V	12		12		ns	4,7
11	Tost	Oscillator Startup Time	3.5V		5TpC		5TpC		4,7,8
			5.5V		5TpC		5TpC		4,7,8

Notes

- 1. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V and the V_{CC} voltage specification of 3.5 V guarantees only 3.5 V.
- 2. Timing Reference uses 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$; for a logic 0.
- 3. SMR D1 = 0.
- 4. Maximum frequency for internal system clock is 4 MHz when using Low EMI OSC PCON Bit D7 = 0.
- 5. Interrupt request via Port 3 (P31-P33).
- 6. Interrupt request via Port 3 (P30).
- 7. SMR-D5 = 1, POR STOP Mode Delay is on.
- 8. For RC and LC oscillator, and for oscillator driven by clock driver.

Table 16. Additional Timing Table (Divide-By-One Mode) T_A = -40 °C to +105 °C

No	Symbol	Parameter	V _{cc} ¹	Min	Max	Min	Max	Units	Notes
1	ТрС	Input Clock Period	4.5V	250	DC	166	DC	ns	2,3,4
			5.5V	250	DC	166	DC	ns	2,3,4

Handshake Timing Diagrams




Figure 16. Input Handshake Timing




Figure 17. Output Handshake Timing

Table 17. Additional Timing Table (Divide by Two Mode) $T_A = 0$ °C to +70 °C

No	Symbol	Parameter	V _{CC} ¹	Min	Max	Min	Max	Units Conditions	Notes
1	ТрС	Input Clock Period	3.5V	62.5	DC	250	DC	ns	2,6,4
			5.5V	62.5	DC	250	DC	ns	2,6,4
2		Clock Input Rise & Fall Times	3.5V		15		25	ns	2,6,4
			5.5V		15		25	ns	2,6,4
3	TwC	Input Clock Width	3.5V	31		31		ns	2,6,4
			5.5V	31		31		ns	2,6,4

Table 18. Additional Timing Table (Divide by Two Mode) T_A = -40 °C to +105 °C

No	Symbol	Parameter	V _{CC} ¹	Min	Max	Min	Max	Units	Conditions	Notes
1	ТрС	Input Clock Period	3.5V	62.5	DC	250	DC	ns		2,6,4
			5.5V	62.5	DC	250	DC	ns		2,6,4
2	TrC,TfC	Clock Input Rise &	3.5V		15		25	ns		2,6,4
		Fall Times	5.5V		15		25	ns		2,6,4
3	TwC	Input Clock Width	3.5V	31		31		ns		2,6,4
			5.5V	31		31		ns		2,6,4
4	TwTinL	Timer Input Low	3.5V	70		70		ns		2,6,4
		Width	5.5V	70		70		ns		2,6,4
5	TwTinH	Timer Input High	3.5V	5TpC		5TpC				2,6,4
		Width	5.5V	5TpC		5TpC				2,6,4
6	6 TpTin	Timer Input Period	3.5V	8TpC		8TpC				2,6,4
			5.5V	8TpC		8TpC				2,6,4
7	TrTin,	Timer Input Rise &	3.5V		100		100	ns		2,6,4
	TfTin	Fall Timer	5.5V		100		100	ns		2,6,4
8A	TwlL	Int. Request Low	3.5V	70		70		ns		2,6,4,5
		Time	5.5V	70		70		ns		2,6,4,5
8B	TwlL	Int. Request Low	3.5V	5TpC		5TpC				2,6,4,5
		Time	5.5V	5TpC		5TpC				2,6,4,5
9	TwlH	Int. Request Input	3.5V	5TpC		5TpC				2,6,4,5
		High Time	5.5V	5TpC		5TpC				2,6,4,5
10	Twsm	Stop Mode	3.5V	12		12		ns		6,7
		Recovery Width Spec	5.5V	12		12		ns		6,7
11	Tost	Oscillator Startup	3.5V		5TpC		5TpC			6,7
		Time	5.5V		5TpC		5TpC			6,7

CLR Clear (active High). This pin resets the internal address counter at the High Level.

CLK Address Clock. This pin is a clock input. The internal address counter increases by one for each clock cycle.

Application Precaution

The production test-mode environment may be enabled accidentally during normal operation if excessive noise surges above V_{CC} occur on pins P31 and \overline{RESET} .

In addition, processor operation of Z8 OTP devices may be affected by excessive noise surges on the V_{pp} EPM, \overline{OE} pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP mode include the following:

- Using a clamping diode to V_{CC}
- Adding a capacitor to the affected pin
- Enable EPROM/Test Mode Disable OTP option bit.

Standard Mode

XTAL Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, RC network, or external single-phase clock to the on-chip oscillator input.

XTAL2 Crystal 2 (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network to the on-chip oscillator output.

 R/\overline{W} Read/Write (output, write Low). The R/\overline{W} signal is Low when the CCP is writing to the external program or data memory (Z86E43/743/E44 only).

RESET Reset (input, active Low). Reset will initialize the MCU. Reset is accomplished either through Power-On, Watchdog Timer reset, Stop Mode Recovery, or external reset. During Power-On Reset and Watchdog Timer Reset, the internally generated reset drives the reset pin low for the POR time. Any devices driving the reset line must be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. After the POR time, RESET is a Schmitt-triggered input. (RESET is available on Z86E43/743/E44 only.)

To avoid asynchronous and noisy reset problems, the Z86E43/743/E44 is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer. During the reset cycle, \overline{DS} is held active Low while \overline{AS} cycles at a rate of TpC/2. Program execution begins at location 000CH, 5-10 TpC cycles after \overline{RESET} is released. For Power-On Reset, the reset output time is 5 ms.

The Z86E43/743/E44 does not reset WDTMR, SMR, P2M, and P3M registers on a Stop-Mode Recovery operation.

 $\overline{\text{ROMless}}$ (input, active Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a Z86C90/C89 ROMless Z8. (Note that, when left unconnected or pulled High to V_{CC} , the device functions nor

Note: When using in ROM Mode in High EMI (noisy) environment, the ROMless pins should be connected directly to V_{CC} .

 \overline{DS} (output, active Low). Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of \overline{DS} . For WRITE operations, the falling edge of \overline{DS} indicates that output data is valid.

 \overline{AS} (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle for external memory transfer. Address output is from Port 0/Port 1 for all external programs. Memory address transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} is placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

Port 0 (P07-P00). Port 0 is an 8-bit, bidirectional, CMOS-compatible I/0 port. These eight I/O lines can be configured under software control as a nibble I/0 port, or as an address port for interfacing external memory. The input buffers are Schmitt-triggered and nibble programmed. Either nibble output that can be globally programmed as push-pull or opendrain. Low EMI output buffers can be globally programmed by the software. Port 0 can be placed under handshake control. In Handshake Mode, Port 3 lines P32 and P35 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to Port 0's upper nibble. The lower nibble must have the same direction as the upper nibble.

For external memory references, Port 0 provides address bits A11-A8 (lower nibble) or Al 5-A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. In ROMless mode, after a hardware reset, Port 0 is configured as address lines Al 5-A8, and extended timing is set to accommodate slow memory access. The initialization routine can include re-configuration to eliminate this extended timing mode. In ROM mode, Port 0 is defined as input after reset.

Port 0 can be set in the High-Impedance Mode if selected as an address output state, along with Port 1 and the control signals \overline{AS} , \overline{DS} , and R/W (Figure 18).




Figure 26. Expanded Register File Architecture

General-Purpose Registers (GPR). These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the V_{CC} voltage-specified operating range. The register R254 is general-purpose on Z86E33/733/E34. R254 and R255 are set to 00h after any reset or Stop Mode Recovery.

Table 22. Stop Mode Recovery Source

D4 D3 D2		D2	SMR Source selection		
0	0	0	POR recovery only		
0	0	1	P30 transition		
0	1	0	P31 transition (Not in analog mode)		
0	1	1	P32 transition (Not in analog mode)		
1	0	0	P33 transition (Not in analog mode)		
1	0	1	P27 transition		
1	1	0	Logical NOR of Port 2 bits 0-3		
1	1	1	Logical NOR of Port 2 bits 0-7		

Stop Mode Recovery Delay Select (D5). The 5 ms RESET delay after Stop Mode Recoverv is disabled by programming this bit to a zero. A "1" in this bit will cause a 5 ms RESET delay after Stop Mode Recovery. The default condition of this bit is 1. If the fast wake up mode is selected, the Stop Mode Recovery source needs to be kept active for at least 5TpC.

Stop Mode Recovery Level Select (D6). A "1" in this bit defines that a high level on any one of the recovery sources wakes the MCU from STOP Mode. A 0 defines low level recovery. The default value is 0.

Cold or Warm Start (D7). This bit is set by the device upon entering STOP Mode. A "0" in this bit indicates that the device has been reset by POR (cold). A "1" in this bit indicates the device was awakened by a SMR source (warm).

Stop Mode Recovery Register 2 (SMR2). This register contains additional Stop Mode Recovery sources. When the Stop Mode Recovery sources are selected in this register then SMR Register Bits D2, D3, and D4 must be 0.

SMR:10		Operation	
D1	DO	Description of Action	
0	0	POR and/or external reset recovery	
0	1	Logical AND of P20 through P23	
1	0	Logical AND of P20 through P27	

Watchdog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is disabled after Power-On

zilog

RESET 4 Clock Clear 18 Clock RESET Filter RESET CLK Generator Internal RESET WDT Select SELECT WDT TAP (WDTMR) **CLK Source** Select (WDTMR) 5ms POR CLK 5ms15ms25ms100ms XTAL M U X WDT/POR Counter Chain Internal RC OSC 2V Operating $V_{DD} \\ V_{LV}$ Voltage Det.

Figure 34. Resets and WDT

 $\overline{\text{WDT}}$

From STOP Mode Recovery Source STOP Delay Select (SMR)

Auto Reset Voltage. An on-board Voltage Comparator checks that V_{CC} is at the required level to ensure correct operation of the device. Reset is globally driven if V_{CC} is below VLV (Figure 35).







Figure 35. Typical ${\rm V_{LV}}$ Voltage vs. Temperature



Note: Note used in conjunction with SMR2 Source

Figure 37. Stop Mode Recovery Register (Write Only Except Bit D7, Which is Read Only)

^{*} Default setting after RESET

^{**} Default setting after RESET and STOP-Mode Recovery

70




Figure 42. Counter/Timer 1 Register (F2_h: Read/Write)




Figure 43. Prescaler 1 Register (F3_h: Write Only)




Figure 44. Counter/Timer 0 Register (F4_h: Read/Write)




Figure 45. Prescaler 0 Register (F5_h: Write Only)





Figure 46. Port 2 Mode Register (F6_h: Write Only)



SYMBOL	OPT #	MILLIMETER		INCH	
3 I MDOL	011 #	MIN	MAX	MIN	MAX
A1		0.38	1.02	.015	.040
A2		3.18	4.19	.125	.165
В		0.38	0.53	.015	.021
B1	01	1.40	1.65	.055	.065
DI	02	1.14	1.40	.045	.055
С		0.23	0.38	.009	.015
D	01	36.58	37.34	1.440	1.470
	02	35.31	35.94	1.390	1.415
E		15.24	15.75	.600	.620
E1	01	13.59	14.10	.535	.555
EI	02	12.83	13.08	.505	.515
е		2.54 TYP		.100 TYP	
eA		15.49	16.76	.610	.660
L		3.05	3.81	.120	.150
Q1	01	1.40	1.91	.055	.075
Q1	02	1.40	1.78	.055	.070
_	01	1.52	2.29	.060	.090
S	02	1.02	1.52	.040	.060

CONTROLLING DIMENSIONS : INCH

OPTION TABLE					
OPTION #	PACKAGE				
01	STANDARD				
02	IDF				

Figure 58. 28-Pin DIP Package Diagram




Figure 59. 28-Pin SOIC Package Diagram